About the Execution of LoLA for ResAllocation-PT-R003C100
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 3139295.00 | 0.00 | 0.00 | ??????T???????F? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662341300833.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ResAllocation-PT-R003C100, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662341300833
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.3M
-rw-r--r-- 1 mcc users 8.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:48 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:48 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Apr 23 07:48 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Apr 23 07:48 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 11 23:10 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 153K Apr 11 23:10 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 11 23:08 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 111K Apr 11 23:08 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:48 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:48 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 9 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 721K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R003C100-CTLCardinality-2024-00
FORMULA_NAME ResAllocation-PT-R003C100-CTLCardinality-2024-01
FORMULA_NAME ResAllocation-PT-R003C100-CTLCardinality-2024-02
FORMULA_NAME ResAllocation-PT-R003C100-CTLCardinality-2024-03
FORMULA_NAME ResAllocation-PT-R003C100-CTLCardinality-2024-04
FORMULA_NAME ResAllocation-PT-R003C100-CTLCardinality-2024-05
FORMULA_NAME ResAllocation-PT-R003C100-CTLCardinality-2024-06
FORMULA_NAME ResAllocation-PT-R003C100-CTLCardinality-2024-07
FORMULA_NAME ResAllocation-PT-R003C100-CTLCardinality-2024-08
FORMULA_NAME ResAllocation-PT-R003C100-CTLCardinality-2024-09
FORMULA_NAME ResAllocation-PT-R003C100-CTLCardinality-2024-10
FORMULA_NAME ResAllocation-PT-R003C100-CTLCardinality-2024-11
FORMULA_NAME ResAllocation-PT-R003C100-CTLCardinality-2023-12
FORMULA_NAME ResAllocation-PT-R003C100-CTLCardinality-2023-13
FORMULA_NAME ResAllocation-PT-R003C100-CTLCardinality-2023-14
FORMULA_NAME ResAllocation-PT-R003C100-CTLCardinality-2023-15
=== Now, execution of the tool begins
BK_START 1717357313268
FORMULA ResAllocation-PT-R003C100-CTLCardinality-2023-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C100-CTLCardinality-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717360452563
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 ResAllocation-PT-R003C100-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 43 (type CNST) for 42 ResAllocation-PT-R003C100-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 43 (type CNST) for ResAllocation-PT-R003C100-CTLCardinality-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for ResAllocation-PT-R003C100-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ResAllocation-PT-R003C100-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 51 (type EQUN) for 21 ResAllocation-PT-R003C100-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 53 (type EQUN) for 21 ResAllocation-PT-R003C100-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 57 (type EQUN) for 6 ResAllocation-PT-R003C100-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type EQUN) for ResAllocation-PT-R003C100-CTLCardinality-2024-07
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 59 (type EQUN) for 6 ResAllocation-PT-R003C100-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type EQUN) for ResAllocation-PT-R003C100-CTLCardinality-2024-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 53 (type EQUN) for ResAllocation-PT-R003C100-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 59 (type EQUN) for ResAllocation-PT-R003C100-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 5/256 3/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 531334 m, 106266 m/sec, 3865443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 10/256 6/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 1045703 m, 102873 m/sec, 7982272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 15/256 9/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 1552655 m, 101390 m/sec, 12007234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 20/256 11/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 2046955 m, 98860 m/sec, 16017576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 25/256 14/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 2522723 m, 95153 m/sec, 19977825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 30/256 17/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 3039519 m, 103359 m/sec, 23797700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 35/256 19/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 3553571 m, 102810 m/sec, 27422660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 40/256 22/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 4017564 m, 92798 m/sec, 31095603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 45/256 24/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 4501481 m, 96783 m/sec, 34733267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 50/256 26/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 4955233 m, 90750 m/sec, 38376863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 55/256 29/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 5442116 m, 97376 m/sec, 42043926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 60/256 31/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 5914426 m, 94462 m/sec, 45783356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 65/256 33/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 6377107 m, 92536 m/sec, 49479458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 70/256 36/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 6828436 m, 90265 m/sec, 53118564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 75/256 38/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 7226213 m, 79555 m/sec, 56837432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 80/256 40/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 7647905 m, 84338 m/sec, 60535846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 85/256 42/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 8051627 m, 80744 m/sec, 64220019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 90/256 44/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 8448176 m, 79309 m/sec, 67797090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 95/256 46/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 8850384 m, 80441 m/sec, 71321246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 100/256 48/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 9296375 m, 89198 m/sec, 74891348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 105/256 50/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 9755310 m, 91787 m/sec, 78389214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 110/256 52/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 10161947 m, 81327 m/sec, 81961423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 115/256 54/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 10607425 m, 89095 m/sec, 85614146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 120/256 57/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 11037288 m, 85972 m/sec, 89373806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 125/256 59/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 11493297 m, 91201 m/sec, 93091071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 130/256 61/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 11922894 m, 85919 m/sec, 96858185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 135/256 63/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 12405110 m, 96443 m/sec, 100664618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 140/256 66/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 12870840 m, 93146 m/sec, 104639964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 145/256 68/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 13366006 m, 99033 m/sec, 108489823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 150/256 71/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 13841124 m, 95023 m/sec, 112325615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 155/256 73/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 14248764 m, 81528 m/sec, 116206871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 160/256 75/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 14698604 m, 89968 m/sec, 120037874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 165/256 77/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 15146064 m, 89492 m/sec, 123759615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 170/256 80/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 15552653 m, 81317 m/sec, 127558091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 175/256 82/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 15975814 m, 84632 m/sec, 131301809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 180/256 84/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 16427293 m, 90295 m/sec, 135046778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 185/256 86/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 16844739 m, 83489 m/sec, 138845323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 190/256 88/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 17258845 m, 82821 m/sec, 142588434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 195/256 91/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 17703967 m, 89024 m/sec, 146283417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 200/256 93/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 18192661 m, 97738 m/sec, 150018985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 205/256 95/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 18661880 m, 93843 m/sec, 153709668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 210/256 98/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 19142368 m, 96097 m/sec, 157328487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 215/256 100/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 19625497 m, 96625 m/sec, 160978545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 220/256 102/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 20050880 m, 85076 m/sec, 164703851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 225/256 105/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 20485875 m, 86999 m/sec, 168365225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 230/256 107/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 20944201 m, 91665 m/sec, 172002327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 235/256 109/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 21394064 m, 89972 m/sec, 175703485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 240/256 111/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 21821224 m, 85432 m/sec, 179419122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 245/256 113/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 22248434 m, 85442 m/sec, 182960059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 250/256 116/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 22700387 m, 90390 m/sec, 186541329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 255/256 118/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-03 23142948 m, 88512 m/sec, 190284100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 10 (type EXCL) for ResAllocation-PT-R003C100-CTLCardinality-2024-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 ResAllocation-PT-R003C100-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 255 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ResAllocation-PT-R003C100-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 3325 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 5/3325 4/5 ResAllocation-PT-R003C100-CTLCardinality-2024-03 583804 m, -4511828 m/sec, 4244871 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 5/255 4/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 582596 m, 116519 m/sec, 4235218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 10 (type EXCL) for ResAllocation-PT-R003C100-CTLCardinality-2024-03 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 10/237 6/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 1092944 m, 102069 m/sec, 8347533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 15/255 9/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 1613899 m, 104191 m/sec, 12512100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 20/255 12/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 2124281 m, 102076 m/sec, 16628302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 25/255 14/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 2611978 m, 97539 m/sec, 20683553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 30/255 17/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 3146871 m, 106978 m/sec, 24600521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 35/255 20/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 3684680 m, 107561 m/sec, 28394536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 40/255 22/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 4167866 m, 96637 m/sec, 32234972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 45/255 25/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 4669800 m, 100386 m/sec, 36075224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 50/255 27/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 5155857 m, 97211 m/sec, 39898733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 55/255 30/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 5652137 m, 99256 m/sec, 43755118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 60/255 32/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 6154638 m, 100500 m/sec, 47593225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 65/255 35/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 6614754 m, 92023 m/sec, 51438361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 70/255 37/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 7058219 m, 88693 m/sec, 55262473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 75/255 39/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 7486846 m, 85725 m/sec, 59041485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 80/255 41/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 7895445 m, 81719 m/sec, 62867242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 85/255 43/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 8329878 m, 86886 m/sec, 66661252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 90/255 45/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 8745008 m, 83026 m/sec, 70461526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 95/255 48/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 9218469 m, 94692 m/sec, 74244702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 100/255 50/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 9703864 m, 97079 m/sec, 77953233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 105/255 52/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 10140589 m, 87345 m/sec, 81786438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 110/255 54/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 10598246 m, 91531 m/sec, 85530004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 115/255 57/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 11029097 m, 86170 m/sec, 89304593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 120/255 59/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 11485797 m, 91340 m/sec, 93026446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 125/255 61/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 11915983 m, 86037 m/sec, 96803821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 130/255 63/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 12399520 m, 96707 m/sec, 100620023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 135/255 66/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 12865421 m, 93180 m/sec, 104585183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 140/255 68/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 13359012 m, 98718 m/sec, 108431774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 145/255 71/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 13835663 m, 95330 m/sec, 112268736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 150/255 73/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 14244029 m, 81673 m/sec, 116155333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 155/255 75/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 14692946 m, 89783 m/sec, 119985738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 160/255 77/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 15146459 m, 90702 m/sec, 123762825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 165/255 80/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 15560345 m, 82777 m/sec, 127633252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 170/255 82/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 15989472 m, 85825 m/sec, 131407349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 175/255 84/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 16439565 m, 90018 m/sec, 135166098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 180/255 86/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 16846153 m, 81317 m/sec, 138858999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 185/255 88/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 17244182 m, 79605 m/sec, 142461694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 190/255 90/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 17670565 m, 85276 m/sec, 145998295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 195/255 93/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 18126319 m, 91150 m/sec, 149523472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 200/255 95/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 18587912 m, 92318 m/sec, 153170980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 205/255 98/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 19074876 m, 97392 m/sec, 156782331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 210/255 100/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 19551460 m, 95316 m/sec, 160406879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 215/255 102/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 19987961 m, 87300 m/sec, 164126114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 220/255 104/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 20412637 m, 84935 m/sec, 167804249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 225/255 106/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 20866435 m, 90759 m/sec, 171425072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 230/255 109/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 21324377 m, 91588 m/sec, 175063365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 235/255 111/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 21743752 m, 83875 m/sec, 178756075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 240/255 113/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 22174457 m, 86141 m/sec, 182368663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 245/255 115/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 22630222 m, 91153 m/sec, 185980161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 250/255 117/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 23072152 m, 88386 m/sec, 189620778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 255/255 120/2000 ResAllocation-PT-R003C100-CTLCardinality-2023-15 23484746 m, 82518 m/sec, 193211056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 46 (type EXCL) for ResAllocation-PT-R003C100-CTLCardinality-2023-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 ResAllocation-PT-R003C100-CTLCardinality-2023-13
[[35mlola[0m][I] time limit : 255 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 ResAllocation-PT-R003C100-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 3065 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for ResAllocation-PT-R003C100-CTLCardinality-2023-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 17
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 5/255 4/5 ResAllocation-PT-R003C100-CTLCardinality-2023-15 585487 m, -4579851 m/sec, 4257469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 46 (type EXCL) for ResAllocation-PT-R003C100-CTLCardinality-2023-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 ResAllocation-PT-R003C100-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 277 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for ResAllocation-PT-R003C100-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 ResAllocation-PT-R003C100-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 305 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for ResAllocation-PT-R003C100-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 ResAllocation-PT-R003C100-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 339 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for ResAllocation-PT-R003C100-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 ResAllocation-PT-R003C100-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 381 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for ResAllocation-PT-R003C100-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 ResAllocation-PT-R003C100-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 436 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for ResAllocation-PT-R003C100-CTLCardinality-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 101
[[35mlola[0m][I] fired transitions : 101
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ResAllocation-PT-R003C100-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 509 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for ResAllocation-PT-R003C100-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 100
[[35mlola[0m][I] fired transitions : 99
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ResAllocation-PT-R003C100-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 611 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 5/611 3/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 468948 m, 93789 m/sec, 3683597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 10/611 5/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 835999 m, 73410 m/sec, 7504685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 15/611 7/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 1176899 m, 68180 m/sec, 11254716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 20/611 9/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 1513201 m, 67260 m/sec, 15003721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 25/611 10/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 1838929 m, 65145 m/sec, 18717937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 30/611 12/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 2174237 m, 67061 m/sec, 22444637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 35/611 14/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 2494994 m, 64151 m/sec, 26139658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 40/611 16/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 2825259 m, 66053 m/sec, 29818591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 45/611 17/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 3149194 m, 64787 m/sec, 33463057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 50/611 19/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 3468688 m, 63898 m/sec, 37070930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 55/611 21/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 3791188 m, 64500 m/sec, 40653940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 60/611 22/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 4108700 m, 63502 m/sec, 44200917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 65/611 24/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 4419378 m, 62135 m/sec, 47768046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 70/611 26/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 4718656 m, 59855 m/sec, 51314776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 75/611 27/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 5013109 m, 58890 m/sec, 54884015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 80/611 28/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 5304767 m, 58331 m/sec, 58443631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 85/611 30/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 5590627 m, 57172 m/sec, 62007968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 90/611 31/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 5875264 m, 56927 m/sec, 65548550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 95/611 33/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 6168713 m, 58689 m/sec, 69094985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 100/611 34/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 6456253 m, 57508 m/sec, 72630264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 105/611 36/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 6741437 m, 57036 m/sec, 76159677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 110/611 37/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 7015084 m, 54729 m/sec, 79627090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 115/611 39/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 7304906 m, 57964 m/sec, 83101101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 120/611 40/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 7599392 m, 58897 m/sec, 86622880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 125/611 42/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 7880260 m, 56173 m/sec, 90103831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 130/611 43/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 8151301 m, 54208 m/sec, 93599105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 135/611 45/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 8463801 m, 62500 m/sec, 97070290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 140/611 46/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 8769632 m, 61166 m/sec, 100506324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 145/611 47/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 9060516 m, 58176 m/sec, 103919054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 150/611 49/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 9350301 m, 57957 m/sec, 107418723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 155/611 50/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 9629508 m, 55841 m/sec, 110902811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 160/611 52/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 9912256 m, 56549 m/sec, 114365465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 165/611 53/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 10199944 m, 57537 m/sec, 117858566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 170/611 55/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 10477775 m, 55566 m/sec, 121322657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 175/611 56/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 10760009 m, 56446 m/sec, 124784481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 180/611 57/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 11044276 m, 56853 m/sec, 128257551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 185/611 59/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 11322780 m, 55700 m/sec, 131724096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 190/611 60/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 11612785 m, 58001 m/sec, 135194760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 195/611 62/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 11897852 m, 57013 m/sec, 138642350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 200/611 63/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 12177066 m, 55842 m/sec, 142075374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 205/611 64/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 12451890 m, 54964 m/sec, 145513884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 210/611 66/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 12720053 m, 53632 m/sec, 148957432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 215/611 67/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 12982505 m, 52490 m/sec, 152407137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 220/611 68/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 13247380 m, 52975 m/sec, 155887091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 225/611 70/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 13507737 m, 52071 m/sec, 159352652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 230/611 71/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 13755358 m, 49524 m/sec, 162781519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 235/611 72/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 14014024 m, 51733 m/sec, 166131762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 240/611 73/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 14271194 m, 51434 m/sec, 169486844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 245/611 75/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 14522101 m, 50181 m/sec, 172822570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 250/611 76/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 14769139 m, 49407 m/sec, 176163258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 255/611 77/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 15006634 m, 47499 m/sec, 179463456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 260/611 78/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 15270479 m, 52769 m/sec, 182819728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 265/611 80/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 15526950 m, 51294 m/sec, 186171069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 270/611 81/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 15780783 m, 50766 m/sec, 189539198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 275/611 82/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 16032526 m, 50348 m/sec, 192940976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 280/611 83/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 16305514 m, 54597 m/sec, 196361789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 285/611 85/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 16629460 m, 64789 m/sec, 199866347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 290/611 87/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 16953458 m, 64799 m/sec, 203330179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 295/611 88/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 17263999 m, 62108 m/sec, 206773112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 300/611 90/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 17568201 m, 60840 m/sec, 210194787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 305/611 91/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 17854787 m, 57317 m/sec, 213572734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 310/611 93/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 18153744 m, 59791 m/sec, 217016754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 315/611 94/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 18447423 m, 58735 m/sec, 220472203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 320/611 96/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 18722968 m, 55109 m/sec, 223859210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 325/611 97/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 19017399 m, 58886 m/sec, 227342498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 330/611 99/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 19291112 m, 54742 m/sec, 230750409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 335/611 100/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 19571146 m, 56006 m/sec, 234109766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 340/611 102/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 19855430 m, 56856 m/sec, 237532117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 345/611 103/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 20147142 m, 58342 m/sec, 240930862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 350/611 105/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 20426318 m, 55835 m/sec, 244306730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 355/611 106/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 20703554 m, 55447 m/sec, 247707158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 360/611 107/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 20970793 m, 53447 m/sec, 251075543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 365/611 109/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 21261594 m, 58160 m/sec, 254430141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 370/611 110/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 21547639 m, 57209 m/sec, 257842315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 375/611 112/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 21835459 m, 57564 m/sec, 261224831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 380/611 113/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 22110216 m, 54951 m/sec, 264590710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 385/611 115/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 22386546 m, 55266 m/sec, 267948967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 390/611 116/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 22646754 m, 52041 m/sec, 271268888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 395/611 118/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 22949095 m, 60468 m/sec, 274647057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 400/611 119/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 23233181 m, 56817 m/sec, 278022175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 405/611 120/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 23517322 m, 56828 m/sec, 281402250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 410/611 122/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 23826496 m, 61834 m/sec, 284991583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 415/611 123/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 24111031 m, 56907 m/sec, 288494791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 420/611 125/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 24407725 m, 59338 m/sec, 292043145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 425/611 126/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 24696165 m, 57688 m/sec, 295613830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 430/611 128/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 24968877 m, 54542 m/sec, 299154015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 435/611 129/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 25259426 m, 58109 m/sec, 302711832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 440/611 131/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 25538343 m, 55783 m/sec, 306269535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 445/611 132/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 25808717 m, 54074 m/sec, 309786541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 450/611 133/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 26087365 m, 55729 m/sec, 313341354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 455/611 135/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 26356865 m, 53900 m/sec, 316869391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 460/611 136/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 26631032 m, 54833 m/sec, 320413621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 465/611 137/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 26900897 m, 53973 m/sec, 323966102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 470/611 139/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 27169499 m, 53720 m/sec, 327512010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 475/611 140/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 27410832 m, 48266 m/sec, 330973693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 480/611 141/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 27702246 m, 58282 m/sec, 334520572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 485/611 143/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 27976469 m, 54844 m/sec, 338075905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 490/611 144/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 28251738 m, 55053 m/sec, 341604580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 495/611 146/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 28524190 m, 54490 m/sec, 345118508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 500/611 147/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 28792077 m, 53577 m/sec, 348636320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 505/611 148/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 29064384 m, 54461 m/sec, 352159462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 510/611 150/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 29330234 m, 53170 m/sec, 355678551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 515/611 151/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 29598340 m, 53621 m/sec, 359194453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 520/611 152/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 29835396 m, 47411 m/sec, 362619682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 525/611 154/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 30131538 m, 59228 m/sec, 366183656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 530/611 155/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 30406450 m, 54982 m/sec, 369736669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 535/611 156/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 30679707 m, 54651 m/sec, 373247014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 540/611 158/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 30955037 m, 55066 m/sec, 376769429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 545/611 159/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 31216263 m, 52245 m/sec, 380267658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 550/611 160/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 31489081 m, 54563 m/sec, 383788690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 555/611 162/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 31755929 m, 53369 m/sec, 387295552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 560/611 163/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 32019551 m, 52724 m/sec, 390776491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 565/611 164/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 32255267 m, 47143 m/sec, 394190610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 570/611 166/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 32591591 m, 67264 m/sec, 397766452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 575/611 168/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 32904254 m, 62532 m/sec, 401384041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 580/611 169/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 33228563 m, 64861 m/sec, 404986240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 585/611 171/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 33537972 m, 61881 m/sec, 408560927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 590/611 172/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 33846931 m, 61791 m/sec, 412115961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 595/611 174/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 34146444 m, 59902 m/sec, 415663390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 600/611 175/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 34442993 m, 59309 m/sec, 419219493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 605/611 177/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 34735607 m, 58522 m/sec, 422770477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 610/611 178/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-00 35038985 m, 60675 m/sec, 426349225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 1 (type EXCL) for ResAllocation-PT-R003C100-CTLCardinality-2024-00 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 6 ResAllocation-PT-R003C100-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 610 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ResAllocation-PT-R003C100-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 2440 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 5/2440 3/5 ResAllocation-PT-R003C100-CTLCardinality-2024-00 468689 m, -6914059 m/sec, 3680957 t fired, .
[[35mlola[0m][.] 54 AGEF EXCL 5/610 3/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 681523 m, 136304 m/sec, 5608649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 10/2440 5/5 ResAllocation-PT-R003C100-CTLCardinality-2024-00 837508 m, 73763 m/sec, 7517382 t fired, .
[[35mlola[0m][.] 54 AGEF EXCL 10/488 6/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 1299334 m, 123562 m/sec, 11034550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 1 (type EXCL) for ResAllocation-PT-R003C100-CTLCardinality-2024-00 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 15/488 8/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 1850722 m, 110277 m/sec, 16374944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 20/610 10/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 2388717 m, 107599 m/sec, 21733996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 25/610 12/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 2967537 m, 115764 m/sec, 27125298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 30/610 14/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 3516263 m, 109745 m/sec, 32464797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 35/610 16/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 4026678 m, 102083 m/sec, 37731382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 40/610 18/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 4503047 m, 95273 m/sec, 42974695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 45/610 20/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 5082172 m, 115825 m/sec, 48367858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 50/610 23/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 5674470 m, 118459 m/sec, 53767901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 55/610 25/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 6239831 m, 113072 m/sec, 59135521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 60/610 27/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 6800863 m, 112206 m/sec, 64466399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 65/610 29/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 7339956 m, 107818 m/sec, 69674212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 70/610 31/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 7830413 m, 98091 m/sec, 74624065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 75/610 33/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 8283644 m, 90646 m/sec, 79550509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 80/610 35/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 8733992 m, 90069 m/sec, 84334088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 85/610 36/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 9182691 m, 89739 m/sec, 89132391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 90/610 38/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 9652877 m, 94037 m/sec, 93903074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 95/610 40/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 10149367 m, 99298 m/sec, 98606546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 100/610 42/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 10598536 m, 89833 m/sec, 103278776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 105/610 44/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 11062383 m, 92769 m/sec, 107967065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 110/610 45/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 11520797 m, 91682 m/sec, 112643921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 115/610 47/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 11970166 m, 89873 m/sec, 117316208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 120/610 49/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 12409105 m, 87787 m/sec, 122002409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 125/610 50/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 12825428 m, 83264 m/sec, 126725406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 130/610 52/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 13230737 m, 81061 m/sec, 131377079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 135/610 53/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 13625993 m, 79051 m/sec, 135957771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 140/610 55/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 14030741 m, 80949 m/sec, 140598279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 145/610 57/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 14548738 m, 103599 m/sec, 145629093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 150/610 59/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 15069546 m, 104161 m/sec, 150708089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 155/610 61/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 15556881 m, 97467 m/sec, 155499386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 160/610 63/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 15988404 m, 86304 m/sec, 160172524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 165/610 64/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 16405322 m, 83383 m/sec, 164747989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 170/610 66/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 16844548 m, 87845 m/sec, 169224908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 175/610 68/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 17258975 m, 82885 m/sec, 173653260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 180/610 69/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 17666549 m, 81514 m/sec, 178064183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 185/610 71/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 18066516 m, 79993 m/sec, 182515001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 190/610 72/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 18444983 m, 75693 m/sec, 187042017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 195/610 74/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 18815996 m, 74202 m/sec, 191512904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 200/610 76/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 19313724 m, 99545 m/sec, 196333485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 205/610 77/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 19777561 m, 92767 m/sec, 201033528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 210/610 79/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 20223382 m, 89164 m/sec, 205744183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 215/610 81/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 20671955 m, 89714 m/sec, 210505867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 220/610 83/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 21121455 m, 89900 m/sec, 215168474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 225/610 84/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 21544208 m, 84550 m/sec, 219654738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 230/610 86/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 21948255 m, 80809 m/sec, 224150761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 235/610 87/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 22333276 m, 77004 m/sec, 228690874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 240/610 89/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 22714314 m, 76207 m/sec, 233116466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 245/610 90/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 23092794 m, 75696 m/sec, 237608172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 250/610 92/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 23481025 m, 77646 m/sec, 242159872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 255/610 94/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 23909619 m, 85718 m/sec, 246703917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 260/610 95/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 24323878 m, 82851 m/sec, 251112185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 265/610 97/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 24715404 m, 78305 m/sec, 255546046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 270/610 98/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 25119643 m, 80847 m/sec, 260040931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 275/610 100/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 25505482 m, 77167 m/sec, 264404096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 280/610 101/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 25900362 m, 78976 m/sec, 268877397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 285/610 103/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 26297468 m, 79421 m/sec, 273368683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 290/610 104/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 26677005 m, 75907 m/sec, 277900691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 295/610 105/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 27035207 m, 71640 m/sec, 282381497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 300/610 107/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 27403781 m, 73714 m/sec, 286965193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 305/610 108/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 27755219 m, 70287 m/sec, 291429879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 310/610 110/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 28120472 m, 73050 m/sec, 295949303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 315/610 111/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 28564854 m, 88876 m/sec, 300645568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 320/610 113/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 29037655 m, 94560 m/sec, 305279276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 325/610 115/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 29497369 m, 91942 m/sec, 309886843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 330/610 117/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 29948815 m, 90289 m/sec, 314575681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 335/610 118/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 30358607 m, 81958 m/sec, 319190808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 340/610 120/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 30791657 m, 86610 m/sec, 323855167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 345/610 121/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 31239291 m, 89526 m/sec, 328592640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 350/610 123/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 31670876 m, 86317 m/sec, 333279689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 355/610 125/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 32090760 m, 83976 m/sec, 337925253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 360/610 126/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 32470419 m, 75931 m/sec, 342498552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 365/610 128/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 32850416 m, 75999 m/sec, 347103887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 370/610 129/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 33286500 m, 87216 m/sec, 351687587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 375/610 131/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 33749491 m, 92598 m/sec, 356321519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 380/610 133/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 34170721 m, 84246 m/sec, 360871024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 385/610 134/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 34601820 m, 86219 m/sec, 365437970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 390/610 136/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 35024352 m, 84506 m/sec, 369925467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 395/610 138/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 35450792 m, 85288 m/sec, 374511031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 400/610 139/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 35874771 m, 84795 m/sec, 379100554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 405/610 141/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 36270625 m, 79170 m/sec, 383683112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 410/610 142/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 36653884 m, 76651 m/sec, 388314091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 415/610 144/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 37039769 m, 77177 m/sec, 392868753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 420/610 145/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 37424891 m, 77024 m/sec, 397439488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 425/610 147/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 37806215 m, 76264 m/sec, 401989211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 430/610 148/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 38253888 m, 89534 m/sec, 406647554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 435/610 150/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 38668043 m, 82831 m/sec, 411245556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 440/610 151/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 39068583 m, 80108 m/sec, 415830753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 445/610 153/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 39462728 m, 78829 m/sec, 420382076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 450/610 154/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 39862210 m, 79896 m/sec, 424894484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 455/610 156/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 40261351 m, 79828 m/sec, 429482489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 460/610 157/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 40658102 m, 79350 m/sec, 434155365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 465/610 159/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 41032056 m, 74790 m/sec, 438754154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 470/610 160/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 41384978 m, 70584 m/sec, 443292064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 475/610 162/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 41748235 m, 72651 m/sec, 447872716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 480/610 163/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 42109517 m, 72256 m/sec, 452428290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 485/610 164/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 42459077 m, 69912 m/sec, 456961427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 490/610 166/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 42881073 m, 84399 m/sec, 461260308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 495/610 167/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 43269557 m, 77696 m/sec, 465502793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 500/610 169/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 43658234 m, 77735 m/sec, 469780526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 505/610 170/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 44041823 m, 76717 m/sec, 474147465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 510/610 172/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 44396910 m, 71017 m/sec, 478428781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 515/610 173/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 44744751 m, 69568 m/sec, 482680367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 520/610 174/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 45122114 m, 75472 m/sec, 486955945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 525/610 176/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 45488969 m, 73371 m/sec, 491278662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 530/610 177/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 45848013 m, 71808 m/sec, 495549271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 535/610 179/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 46203455 m, 71088 m/sec, 499846504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 540/610 180/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 46540743 m, 67457 m/sec, 504180996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 545/610 181/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 46867327 m, 65316 m/sec, 508495914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 550/610 182/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 47195107 m, 65556 m/sec, 512810993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 555/610 184/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 47607254 m, 82429 m/sec, 517116466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 560/610 185/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 47988299 m, 76209 m/sec, 521407097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 565/610 187/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 48349777 m, 72295 m/sec, 525690775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 570/610 188/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 48722867 m, 74618 m/sec, 529955146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 575/610 190/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 49089972 m, 73421 m/sec, 534240519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 580/610 191/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 49455137 m, 73033 m/sec, 538500448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 585/610 192/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 49823431 m, 73658 m/sec, 542822597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 590/610 194/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 50176758 m, 70665 m/sec, 547155494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 595/610 195/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 50516341 m, 67916 m/sec, 551508344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 600/610 196/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 50852333 m, 67198 m/sec, 555844235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 605/610 198/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 51184718 m, 66477 m/sec, 560117567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 AGEF EXCL 610/610 199/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-02 51511589 m, 65374 m/sec, 564401811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 54 (type EXCL) for ResAllocation-PT-R003C100-CTLCardinality-2024-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 0 0 3 1 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 21 ResAllocation-PT-R003C100-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 608 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 6 ResAllocation-PT-R003C100-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 1825 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 AGEF EXCL 5/608 3/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-07 688409 m, 137681 m/sec, 5588868 t fired, .
[[35mlola[0m][.] 54 AGEF EXCL 5/1825 3/5 ResAllocation-PT-R003C100-CTLCardinality-2024-02 669081 m, -10168501 m/sec, 5494290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 54 (type EXCL) for ResAllocation-PT-R003C100-CTLCardinality-2024-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 AGEF EXCL 10/608 6/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-07 1269760 m, 116270 m/sec, 10837629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 AGEF EXCL 15/608 8/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-07 1840887 m, 114225 m/sec, 16147055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 AGEF EXCL 20/608 10/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-07 2354992 m, 102821 m/sec, 21345900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 AGEF EXCL 25/608 12/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-07 2937245 m, 116450 m/sec, 26655570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 AGEF EXCL 30/608 15/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-07 3453646 m, 103280 m/sec, 31758770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 AGEF EXCL 35/608 17/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-07 4000120 m, 109294 m/sec, 36895256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 AGEF EXCL 40/608 19/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-07 4522269 m, 104429 m/sec, 41917755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 AGEF EXCL 45/608 21/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-07 5023358 m, 100217 m/sec, 46785556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 AGEF EXCL 50/608 22/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-07 5509603 m, 97249 m/sec, 51559659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 AGEF EXCL 55/608 24/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-07 5978591 m, 93797 m/sec, 56365171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 AGEF EXCL 60/608 26/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-07 6441301 m, 92542 m/sec, 61221269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 AGEF EXCL 65/608 28/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-07 6884765 m, 88692 m/sec, 66084861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 AGEF EXCL 70/608 29/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-07 7333318 m, 89710 m/sec, 70945119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 AGEF EXCL 75/608 31/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-07 7783104 m, 89957 m/sec, 75721762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 AGEF EXCL 80/608 33/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-07 8203550 m, 84089 m/sec, 80479044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 AGEF EXCL 85/608 34/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-07 8653318 m, 89953 m/sec, 85293848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 AGEF EXCL 90/608 36/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-07 9107803 m, 90897 m/sec, 90124029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 AGEF EXCL 95/608 38/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-07 9557740 m, 89987 m/sec, 94953204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 AGEF EXCL 100/608 40/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-07 10066313 m, 101714 m/sec, 99682493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1875 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 AGEF EXCL 105/608 42/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-07 10529303 m, 92598 m/sec, 104284146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1880 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 AGEF EXCL 110/608 43/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-07 10988976 m, 91934 m/sec, 108996237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1885 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-02: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2024-07: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-CTLCardinality-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 AGEF EXCL 115/608 45/2000 ResAllocation-PT-R003C100-CTLCardinality-2024-07 11436942 m, 89593 m/sec, 113678518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1890 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R003C100"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ResAllocation-PT-R003C100, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662341300833"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R003C100.tgz
mv ResAllocation-PT-R003C100 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;