About the Execution of LoLA for ResAllocation-PT-R003C050
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 7697.340 | 3600000.00 | 658367.00 | 9882.70 | FF???FF??F??F??? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662341300828.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ResAllocation-PT-R003C050, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662341300828
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 796K
-rw-r--r-- 1 mcc users 7.6K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 42K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:47 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:47 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 23 07:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 11 23:24 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 112K Apr 11 23:24 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Apr 11 23:23 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 65K Apr 11 23:23 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:47 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:47 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 9 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 360K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R003C050-LTLFireability-00
FORMULA_NAME ResAllocation-PT-R003C050-LTLFireability-01
FORMULA_NAME ResAllocation-PT-R003C050-LTLFireability-02
FORMULA_NAME ResAllocation-PT-R003C050-LTLFireability-03
FORMULA_NAME ResAllocation-PT-R003C050-LTLFireability-04
FORMULA_NAME ResAllocation-PT-R003C050-LTLFireability-05
FORMULA_NAME ResAllocation-PT-R003C050-LTLFireability-06
FORMULA_NAME ResAllocation-PT-R003C050-LTLFireability-07
FORMULA_NAME ResAllocation-PT-R003C050-LTLFireability-08
FORMULA_NAME ResAllocation-PT-R003C050-LTLFireability-09
FORMULA_NAME ResAllocation-PT-R003C050-LTLFireability-10
FORMULA_NAME ResAllocation-PT-R003C050-LTLFireability-11
FORMULA_NAME ResAllocation-PT-R003C050-LTLFireability-12
FORMULA_NAME ResAllocation-PT-R003C050-LTLFireability-13
FORMULA_NAME ResAllocation-PT-R003C050-LTLFireability-14
FORMULA_NAME ResAllocation-PT-R003C050-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717355806117
FORMULA ResAllocation-PT-R003C050-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C050-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C050-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C050-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C050-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C050-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 7 ResAllocation-PT-R003C050-LTLFireability-01
[[35mlola[0m][I] time limit : 94 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for ResAllocation-PT-R003C050-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 3 (type CNST) for 0 ResAllocation-PT-R003C050-LTLFireability-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 3 (type CNST) for ResAllocation-PT-R003C050-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 83 (type EXCL) for 34 ResAllocation-PT-R003C050-LTLFireability-06
[[35mlola[0m][I] time limit : 133 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 81 (type FNDP) for 34 ResAllocation-PT-R003C050-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 82 (type EQUN) for 34 ResAllocation-PT-R003C050-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 83 (type EXCL) for ResAllocation-PT-R003C050-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 81 (type FNDP) for ResAllocation-PT-R003C050-LTLFireability-06 (obsolete)
[[35mlola[0m][W] CANCELED task # 82 (type EQUN) for ResAllocation-PT-R003C050-LTLFireability-06 (obsolete)
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 ResAllocation-PT-R003C050-LTLFireability-05
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 81 (type FNDP) for ResAllocation-PT-R003C050-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for ResAllocation-PT-R003C050-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 54 ResAllocation-PT-R003C050-LTLFireability-10
[[35mlola[0m][I] time limit : 180 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 88 (type EQUN) for 54 ResAllocation-PT-R003C050-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 90 (type FNDP) for 51 ResAllocation-PT-R003C050-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 91 (type EQUN) for 51 ResAllocation-PT-R003C050-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[*** LOG ERROR #0001 ***] [2024-06-02 19:16:46] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 82 (type EQUN) for ResAllocation-PT-R003C050-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 90 (type FNDP) for ResAllocation-PT-R003C050-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 91 (type EQUN) for ResAllocation-PT-R003C050-LTLFireability-09 (obsolete)
[[35mlola[0m][I] LAUNCH task # 94 (type FNDP) for 64 ResAllocation-PT-R003C050-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 95 (type EQUN) for 64 ResAllocation-PT-R003C050-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 94 (type FNDP) for ResAllocation-PT-R003C050-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 95 (type EQUN) for ResAllocation-PT-R003C050-LTLFireability-12 (obsolete)
[[35mlola[0m][I] FINISHED task # 88 (type EQUN) for ResAllocation-PT-R003C050-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 95 (type EQUN) for ResAllocation-PT-R003C050-LTLFireability-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 91 (type EQUN) for ResAllocation-PT-R003C050-LTLFireability-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 5/276 5/2000 ResAllocation-PT-R003C050-LTLFireability-10 752671 m, 150534 m/sec, 5828899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 10/276 10/2000 ResAllocation-PT-R003C050-LTLFireability-10 1402816 m, 130029 m/sec, 11676094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 15/276 14/2000 ResAllocation-PT-R003C050-LTLFireability-10 2026067 m, 124650 m/sec, 17168112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 20/276 18/2000 ResAllocation-PT-R003C050-LTLFireability-10 2603681 m, 115522 m/sec, 22768154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 25/276 22/2000 ResAllocation-PT-R003C050-LTLFireability-10 3263145 m, 131892 m/sec, 28526117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 30/276 26/2000 ResAllocation-PT-R003C050-LTLFireability-10 3891425 m, 125656 m/sec, 34011736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 35/276 30/2000 ResAllocation-PT-R003C050-LTLFireability-10 4460400 m, 113795 m/sec, 39550003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 40/276 33/2000 ResAllocation-PT-R003C050-LTLFireability-10 5001902 m, 108300 m/sec, 44831091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 45/276 37/2000 ResAllocation-PT-R003C050-LTLFireability-10 5646885 m, 128996 m/sec, 50388655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 50/276 41/2000 ResAllocation-PT-R003C050-LTLFireability-10 6260865 m, 122796 m/sec, 55946558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 55/276 45/2000 ResAllocation-PT-R003C050-LTLFireability-10 6869824 m, 121791 m/sec, 61564595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 60/276 49/2000 ResAllocation-PT-R003C050-LTLFireability-10 7416689 m, 109373 m/sec, 67037411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 65/276 52/2000 ResAllocation-PT-R003C050-LTLFireability-10 7925727 m, 101807 m/sec, 72506994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 70/276 56/2000 ResAllocation-PT-R003C050-LTLFireability-10 8461259 m, 107106 m/sec, 77785386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 75/276 59/2000 ResAllocation-PT-R003C050-LTLFireability-10 9005664 m, 108881 m/sec, 82844981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 80/276 62/2000 ResAllocation-PT-R003C050-LTLFireability-10 9490399 m, 96947 m/sec, 87786173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 85/276 66/2000 ResAllocation-PT-R003C050-LTLFireability-10 10007464 m, 103413 m/sec, 92884947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 90/276 69/2000 ResAllocation-PT-R003C050-LTLFireability-10 10502128 m, 98932 m/sec, 97938669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 95/276 72/2000 ResAllocation-PT-R003C050-LTLFireability-10 10988655 m, 97305 m/sec, 103009001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 100/276 76/2000 ResAllocation-PT-R003C050-LTLFireability-10 11525230 m, 107315 m/sec, 108158506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 105/276 79/2000 ResAllocation-PT-R003C050-LTLFireability-10 12051228 m, 105199 m/sec, 113265791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 110/276 82/2000 ResAllocation-PT-R003C050-LTLFireability-10 12523120 m, 94378 m/sec, 118324244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 115/276 85/2000 ResAllocation-PT-R003C050-LTLFireability-10 12969359 m, 89247 m/sec, 123252414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 120/276 89/2000 ResAllocation-PT-R003C050-LTLFireability-10 13519472 m, 110022 m/sec, 128488993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 125/276 92/2000 ResAllocation-PT-R003C050-LTLFireability-10 14025812 m, 101268 m/sec, 133815473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 130/276 95/2000 ResAllocation-PT-R003C050-LTLFireability-10 14578699 m, 110577 m/sec, 139172968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 135/276 99/2000 ResAllocation-PT-R003C050-LTLFireability-10 15085988 m, 101457 m/sec, 144479957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 140/276 102/2000 ResAllocation-PT-R003C050-LTLFireability-10 15556177 m, 94037 m/sec, 149676983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 145/276 105/2000 ResAllocation-PT-R003C050-LTLFireability-10 15992616 m, 87287 m/sec, 154843046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 150/276 108/2000 ResAllocation-PT-R003C050-LTLFireability-10 16527229 m, 106922 m/sec, 160196500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 155/276 112/2000 ResAllocation-PT-R003C050-LTLFireability-10 17133349 m, 121224 m/sec, 165488352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 160/276 115/2000 ResAllocation-PT-R003C050-LTLFireability-10 17656370 m, 104604 m/sec, 170449642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 165/276 118/2000 ResAllocation-PT-R003C050-LTLFireability-10 18128823 m, 94490 m/sec, 175285394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 170/276 122/2000 ResAllocation-PT-R003C050-LTLFireability-10 18727244 m, 119684 m/sec, 180679319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 175/276 125/2000 ResAllocation-PT-R003C050-LTLFireability-10 19207414 m, 96034 m/sec, 185721823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 180/276 129/2000 ResAllocation-PT-R003C050-LTLFireability-10 19694094 m, 97336 m/sec, 190706688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 185/276 132/2000 ResAllocation-PT-R003C050-LTLFireability-10 20200081 m, 101197 m/sec, 195790323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 190/276 136/2000 ResAllocation-PT-R003C050-LTLFireability-10 20790871 m, 118158 m/sec, 201085918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 195/276 139/2000 ResAllocation-PT-R003C050-LTLFireability-10 21331387 m, 108103 m/sec, 206212037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 200/276 142/2000 ResAllocation-PT-R003C050-LTLFireability-10 21789483 m, 91619 m/sec, 211115561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 205/276 146/2000 ResAllocation-PT-R003C050-LTLFireability-10 22307070 m, 103517 m/sec, 216174458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 210/276 149/2000 ResAllocation-PT-R003C050-LTLFireability-10 22759929 m, 90571 m/sec, 221058435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 215/276 152/2000 ResAllocation-PT-R003C050-LTLFireability-10 23232995 m, 94613 m/sec, 225987185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 220/276 156/2000 ResAllocation-PT-R003C050-LTLFireability-10 23842009 m, 121802 m/sec, 231381280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 225/276 159/2000 ResAllocation-PT-R003C050-LTLFireability-10 24365663 m, 104730 m/sec, 236689356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 230/276 163/2000 ResAllocation-PT-R003C050-LTLFireability-10 24911371 m, 109141 m/sec, 241840779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 235/276 166/2000 ResAllocation-PT-R003C050-LTLFireability-10 25383953 m, 94516 m/sec, 247048854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 240/276 169/2000 ResAllocation-PT-R003C050-LTLFireability-10 25895412 m, 102291 m/sec, 252243703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 245/276 172/2000 ResAllocation-PT-R003C050-LTLFireability-10 26395053 m, 99928 m/sec, 257460567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 250/276 175/2000 ResAllocation-PT-R003C050-LTLFireability-10 26857099 m, 92409 m/sec, 262552461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 255/276 178/2000 ResAllocation-PT-R003C050-LTLFireability-10 27281176 m, 84815 m/sec, 267549109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 260/276 181/2000 ResAllocation-PT-R003C050-LTLFireability-10 27733216 m, 90408 m/sec, 272553493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 265/276 185/2000 ResAllocation-PT-R003C050-LTLFireability-10 28330617 m, 119480 m/sec, 277725476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 270/276 188/2000 ResAllocation-PT-R003C050-LTLFireability-10 28862700 m, 106416 m/sec, 282663970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 275/276 192/2000 ResAllocation-PT-R003C050-LTLFireability-10 29389393 m, 105338 m/sec, 287569929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 59 (type EXCL) for ResAllocation-PT-R003C050-LTLFireability-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 1 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 75 (type EXCL) for 70 ResAllocation-PT-R003C050-LTLFireability-14
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 54 ResAllocation-PT-R003C050-LTLFireability-10
[[35mlola[0m][I] time limit : 3320 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 75 (type EXCL) for ResAllocation-PT-R003C050-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 59 (type EXCL) for ResAllocation-PT-R003C050-LTLFireability-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 68 (type EXCL) for 67 ResAllocation-PT-R003C050-LTLFireability-13
[[35mlola[0m][I] time limit : 331 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 5/331 7/2000 ResAllocation-PT-R003C050-LTLFireability-13 944350 m, 188870 m/sec, 5719031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 10/331 10/2000 ResAllocation-PT-R003C050-LTLFireability-13 1502736 m, 111677 m/sec, 11732652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 15/331 14/2000 ResAllocation-PT-R003C050-LTLFireability-13 2024308 m, 104314 m/sec, 17752004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 20/331 17/2000 ResAllocation-PT-R003C050-LTLFireability-13 2551558 m, 105450 m/sec, 23631350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 25/331 22/2000 ResAllocation-PT-R003C050-LTLFireability-13 3312745 m, 152237 m/sec, 28587856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 30/331 25/2000 ResAllocation-PT-R003C050-LTLFireability-13 3803944 m, 98239 m/sec, 34406828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 35/331 28/2000 ResAllocation-PT-R003C050-LTLFireability-13 4274477 m, 94106 m/sec, 40167005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 40/331 31/2000 ResAllocation-PT-R003C050-LTLFireability-13 4694104 m, 83925 m/sec, 45787641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 45/331 35/2000 ResAllocation-PT-R003C050-LTLFireability-13 5312152 m, 123609 m/sec, 51166415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 50/331 40/2000 ResAllocation-PT-R003C050-LTLFireability-13 6108728 m, 159315 m/sec, 55871512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 55/331 44/2000 ResAllocation-PT-R003C050-LTLFireability-13 6662114 m, 110677 m/sec, 61451384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 60/331 47/2000 ResAllocation-PT-R003C050-LTLFireability-13 7112245 m, 90026 m/sec, 67008440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 65/331 50/2000 ResAllocation-PT-R003C050-LTLFireability-13 7604946 m, 98540 m/sec, 72525951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 70/331 53/2000 ResAllocation-PT-R003C050-LTLFireability-13 8037692 m, 86549 m/sec, 78248152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 75/331 56/2000 ResAllocation-PT-R003C050-LTLFireability-13 8449341 m, 82329 m/sec, 83560197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 80/331 58/2000 ResAllocation-PT-R003C050-LTLFireability-13 8843450 m, 78821 m/sec, 88917252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 85/331 63/2000 ResAllocation-PT-R003C050-LTLFireability-13 9522964 m, 135902 m/sec, 94071260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 90/331 68/2000 ResAllocation-PT-R003C050-LTLFireability-13 10425520 m, 180511 m/sec, 98688576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 95/331 72/2000 ResAllocation-PT-R003C050-LTLFireability-13 10942819 m, 103459 m/sec, 103684876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 100/331 75/2000 ResAllocation-PT-R003C050-LTLFireability-13 11411177 m, 93671 m/sec, 109420377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 105/331 78/2000 ResAllocation-PT-R003C050-LTLFireability-13 11875366 m, 92837 m/sec, 115009155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 110/331 81/2000 ResAllocation-PT-R003C050-LTLFireability-13 12340250 m, 92976 m/sec, 120518398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 115/331 84/2000 ResAllocation-PT-R003C050-LTLFireability-13 12829165 m, 97783 m/sec, 125890859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 120/331 87/2000 ResAllocation-PT-R003C050-LTLFireability-13 13263880 m, 86943 m/sec, 131491070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 125/331 90/2000 ResAllocation-PT-R003C050-LTLFireability-13 13684851 m, 84194 m/sec, 136938500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 130/331 92/2000 ResAllocation-PT-R003C050-LTLFireability-13 14060909 m, 75211 m/sec, 142464928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 135/331 94/2000 ResAllocation-PT-R003C050-LTLFireability-13 14431332 m, 74084 m/sec, 147927193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 140/331 97/2000 ResAllocation-PT-R003C050-LTLFireability-13 14806798 m, 75093 m/sec, 153446424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 145/331 101/2000 ResAllocation-PT-R003C050-LTLFireability-13 15508567 m, 140353 m/sec, 157908058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 150/331 104/2000 ResAllocation-PT-R003C050-LTLFireability-13 15969104 m, 92107 m/sec, 163050827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 155/331 107/2000 ResAllocation-PT-R003C050-LTLFireability-13 16390982 m, 84375 m/sec, 168258304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 160/331 110/2000 ResAllocation-PT-R003C050-LTLFireability-13 16804150 m, 82633 m/sec, 173384945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 165/331 112/2000 ResAllocation-PT-R003C050-LTLFireability-13 17189407 m, 77051 m/sec, 178523851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 170/331 116/2000 ResAllocation-PT-R003C050-LTLFireability-13 17788771 m, 119872 m/sec, 183027035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 175/331 119/2000 ResAllocation-PT-R003C050-LTLFireability-13 18273256 m, 96897 m/sec, 187817773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 180/331 122/2000 ResAllocation-PT-R003C050-LTLFireability-13 18652156 m, 75780 m/sec, 193009662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 185/331 124/2000 ResAllocation-PT-R003C050-LTLFireability-13 19035756 m, 76720 m/sec, 198242370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 190/331 126/2000 ResAllocation-PT-R003C050-LTLFireability-13 19371675 m, 67183 m/sec, 203238109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 195/331 129/2000 ResAllocation-PT-R003C050-LTLFireability-13 19714652 m, 68595 m/sec, 208266302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 200/331 133/2000 ResAllocation-PT-R003C050-LTLFireability-13 20392007 m, 135471 m/sec, 212734059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 205/331 137/2000 ResAllocation-PT-R003C050-LTLFireability-13 20995067 m, 120612 m/sec, 217005464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 210/331 140/2000 ResAllocation-PT-R003C050-LTLFireability-13 21451603 m, 91307 m/sec, 222231759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 215/331 142/2000 ResAllocation-PT-R003C050-LTLFireability-13 21830919 m, 75863 m/sec, 227555209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 220/331 145/2000 ResAllocation-PT-R003C050-LTLFireability-13 22220178 m, 77851 m/sec, 232614665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 225/331 148/2000 ResAllocation-PT-R003C050-LTLFireability-13 22634289 m, 82822 m/sec, 237902179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 230/331 150/2000 ResAllocation-PT-R003C050-LTLFireability-13 22995869 m, 72316 m/sec, 243184369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 235/331 152/2000 ResAllocation-PT-R003C050-LTLFireability-13 23328450 m, 66516 m/sec, 248399554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 240/331 155/2000 ResAllocation-PT-R003C050-LTLFireability-13 23698940 m, 74098 m/sec, 253665379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 245/331 159/2000 ResAllocation-PT-R003C050-LTLFireability-13 24343932 m, 128998 m/sec, 258701451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 250/331 164/2000 ResAllocation-PT-R003C050-LTLFireability-13 25148851 m, 160983 m/sec, 263140647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 255/331 167/2000 ResAllocation-PT-R003C050-LTLFireability-13 25641637 m, 98557 m/sec, 267818920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 260/331 169/2000 ResAllocation-PT-R003C050-LTLFireability-13 26003631 m, 72398 m/sec, 273256082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 265/331 172/2000 ResAllocation-PT-R003C050-LTLFireability-13 26448945 m, 89062 m/sec, 278704496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 270/331 175/2000 ResAllocation-PT-R003C050-LTLFireability-13 26844780 m, 79167 m/sec, 283997831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 275/331 177/2000 ResAllocation-PT-R003C050-LTLFireability-13 27227867 m, 76617 m/sec, 289234150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 280/331 180/2000 ResAllocation-PT-R003C050-LTLFireability-13 27672384 m, 88903 m/sec, 294461643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 285/331 183/2000 ResAllocation-PT-R003C050-LTLFireability-13 28041801 m, 73883 m/sec, 299814152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 290/331 185/2000 ResAllocation-PT-R003C050-LTLFireability-13 28411274 m, 73894 m/sec, 305107063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 295/331 187/2000 ResAllocation-PT-R003C050-LTLFireability-13 28746987 m, 67142 m/sec, 310335290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 300/331 189/2000 ResAllocation-PT-R003C050-LTLFireability-13 29071875 m, 64977 m/sec, 315571708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 305/331 191/2000 ResAllocation-PT-R003C050-LTLFireability-13 29397529 m, 65130 m/sec, 321074111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 310/331 195/2000 ResAllocation-PT-R003C050-LTLFireability-13 29901693 m, 100832 m/sec, 326243020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 315/331 200/2000 ResAllocation-PT-R003C050-LTLFireability-13 30646547 m, 148970 m/sec, 330676134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 320/331 203/2000 ResAllocation-PT-R003C050-LTLFireability-13 31205030 m, 111696 m/sec, 336258649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 325/331 206/2000 ResAllocation-PT-R003C050-LTLFireability-13 31681172 m, 95228 m/sec, 341944143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 330/331 209/2000 ResAllocation-PT-R003C050-LTLFireability-13 32086165 m, 80998 m/sec, 347226911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 68 (type EXCL) for ResAllocation-PT-R003C050-LTLFireability-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 ResAllocation-PT-R003C050-LTLFireability-08
[[35mlola[0m][I] time limit : 331 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EXCL) for 67 ResAllocation-PT-R003C050-LTLFireability-13
[[35mlola[0m][I] time limit : 2980 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for ResAllocation-PT-R003C050-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 68 (type EXCL) for ResAllocation-PT-R003C050-LTLFireability-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 ResAllocation-PT-R003C050-LTLFireability-07
[[35mlola[0m][I] time limit : 371 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for ResAllocation-PT-R003C050-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 30
[[35mlola[0m][I] fired transitions : 36
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 24 ResAllocation-PT-R003C050-LTLFireability-04
[[35mlola[0m][I] time limit : 425 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for ResAllocation-PT-R003C050-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 85 (type EXCL) for 54 ResAllocation-PT-R003C050-LTLFireability-10
[[35mlola[0m][I] time limit : 595 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 85 (type EXCL) for ResAllocation-PT-R003C050-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 ResAllocation-PT-R003C050-LTLFireability-02
[[35mlola[0m][I] time limit : 743 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for ResAllocation-PT-R003C050-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 ResAllocation-PT-R003C050-LTLFireability-11
[[35mlola[0m][I] time limit : 991 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for ResAllocation-PT-R003C050-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 182
[[35mlola[0m][I] fired transitions : 227
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 ResAllocation-PT-R003C050-LTLFireability-03
[[35mlola[0m][I] time limit : 1487 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for ResAllocation-PT-R003C050-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 193
[[35mlola[0m][I] fired transitions : 236
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 78 (type EXCL) for 77 ResAllocation-PT-R003C050-LTLFireability-15
[[35mlola[0m][I] time limit : 2975 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 78 (type EXCL) for ResAllocation-PT-R003C050-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1875 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1880 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1885 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1890 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1895 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1901 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1906 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1911 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1916 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1921 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1926 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1931 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1936 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1941 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1946 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1951 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1956 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1961 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1966 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1971 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1976 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1981 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1986 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1991 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1996 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2001 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2006 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2011 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2016 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2021 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2026 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2031 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2036 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2041 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2046 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2051 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2056 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2061 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2066 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-10: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R003C050"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ResAllocation-PT-R003C050, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662341300828"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R003C050.tgz
mv ResAllocation-PT-R003C050 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;