About the Execution of LoLA for ResAllocation-PT-R003C050
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16209.035 | 1622771.00 | 1638948.00 | 5776.90 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662341300827.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ResAllocation-PT-R003C050, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662341300827
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 796K
-rw-r--r-- 1 mcc users 7.6K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 42K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:47 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:47 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 23 07:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 11 23:24 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 112K Apr 11 23:24 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Apr 11 23:23 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 65K Apr 11 23:23 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:47 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:47 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 9 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 360K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R003C050-LTLCardinality-00
FORMULA_NAME ResAllocation-PT-R003C050-LTLCardinality-01
FORMULA_NAME ResAllocation-PT-R003C050-LTLCardinality-02
FORMULA_NAME ResAllocation-PT-R003C050-LTLCardinality-03
FORMULA_NAME ResAllocation-PT-R003C050-LTLCardinality-04
FORMULA_NAME ResAllocation-PT-R003C050-LTLCardinality-05
FORMULA_NAME ResAllocation-PT-R003C050-LTLCardinality-06
FORMULA_NAME ResAllocation-PT-R003C050-LTLCardinality-07
FORMULA_NAME ResAllocation-PT-R003C050-LTLCardinality-08
FORMULA_NAME ResAllocation-PT-R003C050-LTLCardinality-09
FORMULA_NAME ResAllocation-PT-R003C050-LTLCardinality-10
FORMULA_NAME ResAllocation-PT-R003C050-LTLCardinality-11
FORMULA_NAME ResAllocation-PT-R003C050-LTLCardinality-12
FORMULA_NAME ResAllocation-PT-R003C050-LTLCardinality-13
FORMULA_NAME ResAllocation-PT-R003C050-LTLCardinality-14
FORMULA_NAME ResAllocation-PT-R003C050-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717355755229
BK_STOP 1717357378000
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 31 (type CNST) for 30 ResAllocation-PT-R003C050-LTLCardinality-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 31 (type CNST) for ResAllocation-PT-R003C050-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 40 (type CNST) for 39 ResAllocation-PT-R003C050-LTLCardinality-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 40 (type CNST) for ResAllocation-PT-R003C050-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 22 (type CNST) for 21 ResAllocation-PT-R003C050-LTLCardinality-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 22 (type CNST) for ResAllocation-PT-R003C050-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 ResAllocation-PT-R003C050-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for ResAllocation-PT-R003C050-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 ResAllocation-PT-R003C050-LTLCardinality-05
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for ResAllocation-PT-R003C050-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 ResAllocation-PT-R003C050-LTLCardinality-06
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for ResAllocation-PT-R003C050-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 27 ResAllocation-PT-R003C050-LTLCardinality-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 ResAllocation-PT-R003C050-LTLCardinality-02
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for ResAllocation-PT-R003C050-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for ResAllocation-PT-R003C050-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 852
[[35mlola[0m][I] fired transitions : 1739
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 ResAllocation-PT-R003C050-LTLCardinality-15
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 5/449 3/2000 ResAllocation-PT-R003C050-LTLCardinality-15 451214 m, 90242 m/sec, 6437640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 10/449 6/2000 ResAllocation-PT-R003C050-LTLCardinality-15 861067 m, 81970 m/sec, 12909290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 15/449 9/2000 ResAllocation-PT-R003C050-LTLCardinality-15 1256255 m, 79037 m/sec, 19327702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 20/449 11/2000 ResAllocation-PT-R003C050-LTLCardinality-15 1657665 m, 80282 m/sec, 25743200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 25/449 14/2000 ResAllocation-PT-R003C050-LTLCardinality-15 2009378 m, 70342 m/sec, 32070292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 30/449 16/2000 ResAllocation-PT-R003C050-LTLCardinality-15 2386778 m, 75480 m/sec, 38373462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 35/449 18/2000 ResAllocation-PT-R003C050-LTLCardinality-15 2701063 m, 62857 m/sec, 44479008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 40/449 20/2000 ResAllocation-PT-R003C050-LTLCardinality-15 3058453 m, 71478 m/sec, 51000867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 45/449 23/2000 ResAllocation-PT-R003C050-LTLCardinality-15 3427756 m, 73860 m/sec, 57205741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 50/449 25/2000 ResAllocation-PT-R003C050-LTLCardinality-15 3738925 m, 62233 m/sec, 63252867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 55/449 27/2000 ResAllocation-PT-R003C050-LTLCardinality-15 4090753 m, 70365 m/sec, 69423151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 60/449 29/2000 ResAllocation-PT-R003C050-LTLCardinality-15 4418577 m, 65564 m/sec, 75542014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 65/449 31/2000 ResAllocation-PT-R003C050-LTLCardinality-15 4729555 m, 62195 m/sec, 81639497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 70/449 33/2000 ResAllocation-PT-R003C050-LTLCardinality-15 5065527 m, 67194 m/sec, 87754260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 75/449 35/2000 ResAllocation-PT-R003C050-LTLCardinality-15 5324130 m, 51720 m/sec, 93731393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 80/449 38/2000 ResAllocation-PT-R003C050-LTLCardinality-15 5692695 m, 73713 m/sec, 99953860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 85/449 40/2000 ResAllocation-PT-R003C050-LTLCardinality-15 6077660 m, 76993 m/sec, 106176164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 90/449 42/2000 ResAllocation-PT-R003C050-LTLCardinality-15 6424379 m, 69343 m/sec, 112271310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 95/449 45/2000 ResAllocation-PT-R003C050-LTLCardinality-15 6765980 m, 68320 m/sec, 118226564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 100/449 47/2000 ResAllocation-PT-R003C050-LTLCardinality-15 7074988 m, 61801 m/sec, 124152787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 105/449 49/2000 ResAllocation-PT-R003C050-LTLCardinality-15 7447082 m, 74418 m/sec, 130226947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 110/449 51/2000 ResAllocation-PT-R003C050-LTLCardinality-15 7801599 m, 70903 m/sec, 136375246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 115/449 54/2000 ResAllocation-PT-R003C050-LTLCardinality-15 8140002 m, 67680 m/sec, 142483583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 120/449 56/2000 ResAllocation-PT-R003C050-LTLCardinality-15 8460819 m, 64163 m/sec, 148559529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 125/449 58/2000 ResAllocation-PT-R003C050-LTLCardinality-15 8761938 m, 60223 m/sec, 154532749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 130/449 59/2000 ResAllocation-PT-R003C050-LTLCardinality-15 9043654 m, 56343 m/sec, 160443325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 135/449 61/2000 ResAllocation-PT-R003C050-LTLCardinality-15 9347215 m, 60712 m/sec, 166397047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 140/449 63/2000 ResAllocation-PT-R003C050-LTLCardinality-15 9638816 m, 58320 m/sec, 172228313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 145/449 65/2000 ResAllocation-PT-R003C050-LTLCardinality-15 9930003 m, 58237 m/sec, 178153875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 150/449 68/2000 ResAllocation-PT-R003C050-LTLCardinality-15 10308615 m, 75722 m/sec, 184230353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 155/449 70/2000 ResAllocation-PT-R003C050-LTLCardinality-15 10678645 m, 74006 m/sec, 190301992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 160/449 72/2000 ResAllocation-PT-R003C050-LTLCardinality-15 11009922 m, 66255 m/sec, 196415328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 165/449 74/2000 ResAllocation-PT-R003C050-LTLCardinality-15 11331830 m, 64381 m/sec, 202394285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 170/449 76/2000 ResAllocation-PT-R003C050-LTLCardinality-15 11651334 m, 63900 m/sec, 208378430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 175/449 78/2000 ResAllocation-PT-R003C050-LTLCardinality-15 11952569 m, 60247 m/sec, 214422744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 180/449 80/2000 ResAllocation-PT-R003C050-LTLCardinality-15 12278275 m, 65141 m/sec, 220339928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 185/449 83/2000 ResAllocation-PT-R003C050-LTLCardinality-15 12601010 m, 64547 m/sec, 226382594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 190/449 85/2000 ResAllocation-PT-R003C050-LTLCardinality-15 12939749 m, 67747 m/sec, 232395754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 195/449 87/2000 ResAllocation-PT-R003C050-LTLCardinality-15 13253776 m, 62805 m/sec, 238354922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 200/449 89/2000 ResAllocation-PT-R003C050-LTLCardinality-15 13567711 m, 62787 m/sec, 244383429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 205/449 91/2000 ResAllocation-PT-R003C050-LTLCardinality-15 13878027 m, 62063 m/sec, 250369598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 210/449 93/2000 ResAllocation-PT-R003C050-LTLCardinality-15 14198713 m, 64137 m/sec, 256320607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 215/449 95/2000 ResAllocation-PT-R003C050-LTLCardinality-15 14499795 m, 60216 m/sec, 262211024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 220/449 97/2000 ResAllocation-PT-R003C050-LTLCardinality-15 14807781 m, 61597 m/sec, 268227425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 225/449 99/2000 ResAllocation-PT-R003C050-LTLCardinality-15 15100106 m, 58465 m/sec, 274189671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 230/449 101/2000 ResAllocation-PT-R003C050-LTLCardinality-15 15448558 m, 69690 m/sec, 280039809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 235/449 103/2000 ResAllocation-PT-R003C050-LTLCardinality-15 15699251 m, 50138 m/sec, 285920060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 240/449 104/2000 ResAllocation-PT-R003C050-LTLCardinality-15 15948269 m, 49803 m/sec, 291740518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 245/449 106/2000 ResAllocation-PT-R003C050-LTLCardinality-15 16220180 m, 54382 m/sec, 297525572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 250/449 108/2000 ResAllocation-PT-R003C050-LTLCardinality-15 16477889 m, 51541 m/sec, 303631381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 255/449 110/2000 ResAllocation-PT-R003C050-LTLCardinality-15 16821700 m, 68762 m/sec, 309460110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 260/449 112/2000 ResAllocation-PT-R003C050-LTLCardinality-15 17136254 m, 62910 m/sec, 315268575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 265/449 114/2000 ResAllocation-PT-R003C050-LTLCardinality-15 17453654 m, 63480 m/sec, 321040108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 270/449 116/2000 ResAllocation-PT-R003C050-LTLCardinality-15 17774828 m, 64234 m/sec, 326945404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 275/449 118/2000 ResAllocation-PT-R003C050-LTLCardinality-15 18070741 m, 59182 m/sec, 332674116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 280/449 120/2000 ResAllocation-PT-R003C050-LTLCardinality-15 18377983 m, 61448 m/sec, 338456813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 285/449 122/2000 ResAllocation-PT-R003C050-LTLCardinality-15 18678310 m, 60065 m/sec, 344170121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 290/449 124/2000 ResAllocation-PT-R003C050-LTLCardinality-15 18923486 m, 49035 m/sec, 349753286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 295/449 126/2000 ResAllocation-PT-R003C050-LTLCardinality-15 19224953 m, 60293 m/sec, 355659928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 300/449 128/2000 ResAllocation-PT-R003C050-LTLCardinality-15 19529555 m, 60920 m/sec, 361420559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 305/449 129/2000 ResAllocation-PT-R003C050-LTLCardinality-15 19813008 m, 56690 m/sec, 367187172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 310/449 131/2000 ResAllocation-PT-R003C050-LTLCardinality-15 20089986 m, 55395 m/sec, 372906531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 315/449 133/2000 ResAllocation-PT-R003C050-LTLCardinality-15 20390095 m, 60021 m/sec, 378765690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 320/449 135/2000 ResAllocation-PT-R003C050-LTLCardinality-15 20660458 m, 54072 m/sec, 384451517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 325/449 137/2000 ResAllocation-PT-R003C050-LTLCardinality-15 20922209 m, 52350 m/sec, 390120521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 330/449 138/2000 ResAllocation-PT-R003C050-LTLCardinality-15 21203412 m, 56240 m/sec, 395888001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 335/449 140/2000 ResAllocation-PT-R003C050-LTLCardinality-15 21441543 m, 47626 m/sec, 401479679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 340/449 141/2000 ResAllocation-PT-R003C050-LTLCardinality-15 21679272 m, 47545 m/sec, 407061004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 345/449 144/2000 ResAllocation-PT-R003C050-LTLCardinality-15 22029916 m, 70128 m/sec, 412901101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 350/449 146/2000 ResAllocation-PT-R003C050-LTLCardinality-15 22339423 m, 61901 m/sec, 418698659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 355/449 148/2000 ResAllocation-PT-R003C050-LTLCardinality-15 22638180 m, 59751 m/sec, 424568741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 360/449 150/2000 ResAllocation-PT-R003C050-LTLCardinality-15 22929929 m, 58349 m/sec, 430297481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 365/449 151/2000 ResAllocation-PT-R003C050-LTLCardinality-15 23211171 m, 56248 m/sec, 436049052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 370/449 153/2000 ResAllocation-PT-R003C050-LTLCardinality-15 23499136 m, 57593 m/sec, 441752672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 375/449 155/2000 ResAllocation-PT-R003C050-LTLCardinality-15 23822660 m, 64704 m/sec, 447569410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 380/449 157/2000 ResAllocation-PT-R003C050-LTLCardinality-15 24112847 m, 58037 m/sec, 453331246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 385/449 159/2000 ResAllocation-PT-R003C050-LTLCardinality-15 24392284 m, 55887 m/sec, 459012210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 390/449 161/2000 ResAllocation-PT-R003C050-LTLCardinality-15 24670114 m, 55566 m/sec, 464846947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 395/449 163/2000 ResAllocation-PT-R003C050-LTLCardinality-15 24935958 m, 53168 m/sec, 470601354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 400/449 164/2000 ResAllocation-PT-R003C050-LTLCardinality-15 25169919 m, 46792 m/sec, 476234461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 405/449 166/2000 ResAllocation-PT-R003C050-LTLCardinality-15 25446106 m, 55237 m/sec, 481943248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 410/449 168/2000 ResAllocation-PT-R003C050-LTLCardinality-15 25716436 m, 54066 m/sec, 487621169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 415/449 169/2000 ResAllocation-PT-R003C050-LTLCardinality-15 25939664 m, 44645 m/sec, 493154952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 420/449 171/2000 ResAllocation-PT-R003C050-LTLCardinality-15 26223634 m, 56794 m/sec, 498934161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 425/449 173/2000 ResAllocation-PT-R003C050-LTLCardinality-15 26545420 m, 64357 m/sec, 504773979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 430/449 175/2000 ResAllocation-PT-R003C050-LTLCardinality-15 26870157 m, 64947 m/sec, 510652377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 435/449 177/2000 ResAllocation-PT-R003C050-LTLCardinality-15 27156009 m, 57170 m/sec, 516548170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 440/449 179/2000 ResAllocation-PT-R003C050-LTLCardinality-15 27439105 m, 56619 m/sec, 522321981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 445/449 181/2000 ResAllocation-PT-R003C050-LTLCardinality-15 27713697 m, 54918 m/sec, 528117318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 46 (type EXCL) for ResAllocation-PT-R003C050-LTLCardinality-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 ResAllocation-PT-R003C050-LTLCardinality-14
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 ResAllocation-PT-R003C050-LTLCardinality-15
[[35mlola[0m][I] time limit : 3148 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for ResAllocation-PT-R003C050-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 38
[[35mlola[0m][I] fired transitions : 39
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 5/449 3/5 ResAllocation-PT-R003C050-LTLCardinality-15 455162 m, -5451707 m/sec, 6503118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 46 (type EXCL) for ResAllocation-PT-R003C050-LTLCardinality-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 ResAllocation-PT-R003C050-LTLCardinality-11
[[35mlola[0m][I] time limit : 523 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for ResAllocation-PT-R003C050-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 51
[[35mlola[0m][I] fired transitions : 50
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 ResAllocation-PT-R003C050-LTLCardinality-04
[[35mlola[0m][I] time limit : 627 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for ResAllocation-PT-R003C050-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ResAllocation-PT-R003C050-LTLCardinality-01
[[35mlola[0m][I] time limit : 784 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for ResAllocation-PT-R003C050-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ResAllocation-PT-R003C050-LTLCardinality-03
[[35mlola[0m][I] time limit : 1046 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for ResAllocation-PT-R003C050-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 21949
[[35mlola[0m][I] fired transitions : 75387
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 ResAllocation-PT-R003C050-LTLCardinality-12
[[35mlola[0m][I] time limit : 1569 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for ResAllocation-PT-R003C050-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 183
[[35mlola[0m][I] fired transitions : 225
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 ResAllocation-PT-R003C050-LTLCardinality-08
[[35mlola[0m][I] time limit : 3137 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for ResAllocation-PT-R003C050-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1198 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1203 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1208 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1213 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1218 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1223 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1228 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1233 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1238 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1243 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1248 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1253 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1258 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1263 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1268 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1273 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1278 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1283 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1288 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1293 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1298 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1303 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1308 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1313 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1318 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1323 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1328 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1333 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1338 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1343 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1348 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1353 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1358 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1363 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1368 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1373 secs. Pages in use: 531
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1378 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1383 secs. Pages in use: 535
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1388 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1393 secs. Pages in use: 540
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1398 secs. Pages in use: 540
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1403 secs. Pages in use: 542
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1408 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1413 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1418 secs. Pages in use: 546
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1423 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1428 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1433 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1438 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1443 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1448 secs. Pages in use: 559
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1453 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1458 secs. Pages in use: 563
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1463 secs. Pages in use: 565
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1468 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1473 secs. Pages in use: 569
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1478 secs. Pages in use: 571
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1483 secs. Pages in use: 573
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1488 secs. Pages in use: 576
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1493 secs. Pages in use: 577
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1498 secs. Pages in use: 579
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1503 secs. Pages in use: 581
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1508 secs. Pages in use: 583
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1513 secs. Pages in use: 585
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1518 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1523 secs. Pages in use: 589
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1528 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1533 secs. Pages in use: 593
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1538 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1543 secs. Pages in use: 598
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1548 secs. Pages in use: 600
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1553 secs. Pages in use: 602
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1558 secs. Pages in use: 604
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1563 secs. Pages in use: 605
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1568 secs. Pages in use: 607
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1573 secs. Pages in use: 609
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1578 secs. Pages in use: 611
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1583 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1588 secs. Pages in use: 615
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1593 secs. Pages in use: 617
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1598 secs. Pages in use: 619
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C050-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C050-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C050-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 620
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R003C050"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ResAllocation-PT-R003C050, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662341300827"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R003C050.tgz
mv ResAllocation-PT-R003C050 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;