About the Execution of LoLA for ResAllocation-PT-R003C020
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 15216.947 | 3600000.00 | 653413.00 | 11607.70 | ???F???FFFFF??FF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662341300820.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ResAllocation-PT-R003C020, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662341300820
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 616K
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 59K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:47 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:47 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 23 07:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 11 23:18 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 140K Apr 11 23:18 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 11 23:17 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 86K Apr 11 23:17 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:47 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:47 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 9 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 143K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R003C020-LTLFireability-00
FORMULA_NAME ResAllocation-PT-R003C020-LTLFireability-01
FORMULA_NAME ResAllocation-PT-R003C020-LTLFireability-02
FORMULA_NAME ResAllocation-PT-R003C020-LTLFireability-03
FORMULA_NAME ResAllocation-PT-R003C020-LTLFireability-04
FORMULA_NAME ResAllocation-PT-R003C020-LTLFireability-05
FORMULA_NAME ResAllocation-PT-R003C020-LTLFireability-06
FORMULA_NAME ResAllocation-PT-R003C020-LTLFireability-07
FORMULA_NAME ResAllocation-PT-R003C020-LTLFireability-08
FORMULA_NAME ResAllocation-PT-R003C020-LTLFireability-09
FORMULA_NAME ResAllocation-PT-R003C020-LTLFireability-10
FORMULA_NAME ResAllocation-PT-R003C020-LTLFireability-11
FORMULA_NAME ResAllocation-PT-R003C020-LTLFireability-12
FORMULA_NAME ResAllocation-PT-R003C020-LTLFireability-13
FORMULA_NAME ResAllocation-PT-R003C020-LTLFireability-14
FORMULA_NAME ResAllocation-PT-R003C020-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717355000738
FORMULA ResAllocation-PT-R003C020-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C020-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C020-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C020-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C020-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C020-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C020-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C020-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 49 (type CNST) for 46 ResAllocation-PT-R003C020-LTLFireability-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 49 (type CNST) for ResAllocation-PT-R003C020-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 18 ResAllocation-PT-R003C020-LTLFireability-06
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EQUN) for 18 ResAllocation-PT-R003C020-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for ResAllocation-PT-R003C020-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 59 (type EQUN) for ResAllocation-PT-R003C020-LTLFireability-06 (obsolete)
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 ResAllocation-PT-R003C020-LTLFireability-08
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for ResAllocation-PT-R003C020-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ResAllocation-PT-R003C020-LTLFireability-03
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 18 ResAllocation-PT-R003C020-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for ResAllocation-PT-R003C020-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 ResAllocation-PT-R003C020-LTLFireability-15
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for ResAllocation-PT-R003C020-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 46 ResAllocation-PT-R003C020-LTLFireability-14
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for ResAllocation-PT-R003C020-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type CNST) for 25 ResAllocation-PT-R003C020-LTLFireability-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 ResAllocation-PT-R003C020-LTLFireability-11
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type CNST) for ResAllocation-PT-R003C020-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for ResAllocation-PT-R003C020-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 ResAllocation-PT-R003C020-LTLFireability-10
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for ResAllocation-PT-R003C020-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 ResAllocation-PT-R003C020-LTLFireability-09
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for ResAllocation-PT-R003C020-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 ResAllocation-PT-R003C020-LTLFireability-05
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for ResAllocation-PT-R003C020-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 ResAllocation-PT-R003C020-LTLFireability-04
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EQUN) for ResAllocation-PT-R003C020-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for ResAllocation-PT-R003C020-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for ResAllocation-PT-R003C020-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 193363
[[35mlola[0m][I] fired transitions : 657045
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ResAllocation-PT-R003C020-LTLFireability-01
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 4/599 8/2000 ResAllocation-PT-R003C020-LTLFireability-01 1103991 m, 220798 m/sec, 7765628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 9/599 14/2000 ResAllocation-PT-R003C020-LTLFireability-01 2120525 m, 203306 m/sec, 15900686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 14/599 20/2000 ResAllocation-PT-R003C020-LTLFireability-01 3044177 m, 184730 m/sec, 23628486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 19/599 27/2000 ResAllocation-PT-R003C020-LTLFireability-01 4125917 m, 216348 m/sec, 31958200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 24/599 33/2000 ResAllocation-PT-R003C020-LTLFireability-01 5022071 m, 179230 m/sec, 39644355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 29/599 39/2000 ResAllocation-PT-R003C020-LTLFireability-01 5971641 m, 189914 m/sec, 47512536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 34/599 46/2000 ResAllocation-PT-R003C020-LTLFireability-01 6955185 m, 196708 m/sec, 55573748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 39/599 51/2000 ResAllocation-PT-R003C020-LTLFireability-01 7753726 m, 159708 m/sec, 62474534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 44/599 55/2000 ResAllocation-PT-R003C020-LTLFireability-01 8438672 m, 136989 m/sec, 69104973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 49/599 62/2000 ResAllocation-PT-R003C020-LTLFireability-01 9481754 m, 208616 m/sec, 77571921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 54/599 68/2000 ResAllocation-PT-R003C020-LTLFireability-01 10393995 m, 182448 m/sec, 85684535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 59/599 73/2000 ResAllocation-PT-R003C020-LTLFireability-01 11175660 m, 156333 m/sec, 93253486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 64/599 80/2000 ResAllocation-PT-R003C020-LTLFireability-01 12201171 m, 205102 m/sec, 101799792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 69/599 85/2000 ResAllocation-PT-R003C020-LTLFireability-01 13054189 m, 170603 m/sec, 109820930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 74/599 90/2000 ResAllocation-PT-R003C020-LTLFireability-01 13868410 m, 162844 m/sec, 117279122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 79/599 96/2000 ResAllocation-PT-R003C020-LTLFireability-01 14729413 m, 172200 m/sec, 125123866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 84/599 101/2000 ResAllocation-PT-R003C020-LTLFireability-01 15558472 m, 165811 m/sec, 132702123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 89/599 106/2000 ResAllocation-PT-R003C020-LTLFireability-01 16297614 m, 147828 m/sec, 139293320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 94/599 111/2000 ResAllocation-PT-R003C020-LTLFireability-01 17001767 m, 140830 m/sec, 146359730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 99/599 118/2000 ResAllocation-PT-R003C020-LTLFireability-01 18079141 m, 215474 m/sec, 154999386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 104/599 124/2000 ResAllocation-PT-R003C020-LTLFireability-01 19020593 m, 188290 m/sec, 162942594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 109/599 130/2000 ResAllocation-PT-R003C020-LTLFireability-01 19962644 m, 188410 m/sec, 171279483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 114/599 135/2000 ResAllocation-PT-R003C020-LTLFireability-01 20793870 m, 166245 m/sec, 178749206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 119/599 142/2000 ResAllocation-PT-R003C020-LTLFireability-01 21827192 m, 206664 m/sec, 187281389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 124/599 148/2000 ResAllocation-PT-R003C020-LTLFireability-01 22756716 m, 185904 m/sec, 195627015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 129/599 154/2000 ResAllocation-PT-R003C020-LTLFireability-01 23635407 m, 175738 m/sec, 203652707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 134/599 159/2000 ResAllocation-PT-R003C020-LTLFireability-01 24493594 m, 171637 m/sec, 211200898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 139/599 166/2000 ResAllocation-PT-R003C020-LTLFireability-01 25472001 m, 195681 m/sec, 219292941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 144/599 171/2000 ResAllocation-PT-R003C020-LTLFireability-01 26338759 m, 173351 m/sec, 227160488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 149/599 176/2000 ResAllocation-PT-R003C020-LTLFireability-01 27116925 m, 155633 m/sec, 234708355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 154/599 181/2000 ResAllocation-PT-R003C020-LTLFireability-01 27895879 m, 155790 m/sec, 241931352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 159/599 187/2000 ResAllocation-PT-R003C020-LTLFireability-01 28690898 m, 159003 m/sec, 248211592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 164/599 191/2000 ResAllocation-PT-R003C020-LTLFireability-01 29377859 m, 137392 m/sec, 255879636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 169/599 198/2000 ResAllocation-PT-R003C020-LTLFireability-01 30388277 m, 202083 m/sec, 264141612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 174/599 204/2000 ResAllocation-PT-R003C020-LTLFireability-01 31302251 m, 182794 m/sec, 271630105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 179/599 209/2000 ResAllocation-PT-R003C020-LTLFireability-01 32133754 m, 166300 m/sec, 279255875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 184/599 214/2000 ResAllocation-PT-R003C020-LTLFireability-01 32990624 m, 171374 m/sec, 286992572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 189/599 220/2000 ResAllocation-PT-R003C020-LTLFireability-01 33837938 m, 169462 m/sec, 294633655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 194/599 224/2000 ResAllocation-PT-R003C020-LTLFireability-01 34527620 m, 137936 m/sec, 301093271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 199/599 230/2000 ResAllocation-PT-R003C020-LTLFireability-01 35452660 m, 185008 m/sec, 309056969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 204/599 236/2000 ResAllocation-PT-R003C020-LTLFireability-01 36338819 m, 177231 m/sec, 316884021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 209/599 242/2000 ResAllocation-PT-R003C020-LTLFireability-01 37201877 m, 172611 m/sec, 324743057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 214/599 247/2000 ResAllocation-PT-R003C020-LTLFireability-01 38022374 m, 164099 m/sec, 332466092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 219/599 252/2000 ResAllocation-PT-R003C020-LTLFireability-01 38752682 m, 146061 m/sec, 339230397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 224/599 257/2000 ResAllocation-PT-R003C020-LTLFireability-01 39496801 m, 148823 m/sec, 346404500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 229/599 262/2000 ResAllocation-PT-R003C020-LTLFireability-01 40381995 m, 177038 m/sec, 354284502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 234/599 268/2000 ResAllocation-PT-R003C020-LTLFireability-01 41250716 m, 173744 m/sec, 361981904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 239/599 274/2000 ResAllocation-PT-R003C020-LTLFireability-01 42103825 m, 170621 m/sec, 369694624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 245/599 278/2000 ResAllocation-PT-R003C020-LTLFireability-01 42860775 m, 151390 m/sec, 376843947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 250/599 283/2000 ResAllocation-PT-R003C020-LTLFireability-01 43594308 m, 146706 m/sec, 383067073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 255/599 287/2000 ResAllocation-PT-R003C020-LTLFireability-01 44200019 m, 121142 m/sec, 389140902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 260/599 294/2000 ResAllocation-PT-R003C020-LTLFireability-01 45195883 m, 199172 m/sec, 394331762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 265/599 295/2000 ResAllocation-PT-R003C020-LTLFireability-01 45378852 m, 36593 m/sec, 400370422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 270/599 299/2000 ResAllocation-PT-R003C020-LTLFireability-01 46086562 m, 141542 m/sec, 408262277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 275/599 305/2000 ResAllocation-PT-R003C020-LTLFireability-01 46974443 m, 177576 m/sec, 416011990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 280/599 311/2000 ResAllocation-PT-R003C020-LTLFireability-01 47879546 m, 181020 m/sec, 424106232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 285/599 316/2000 ResAllocation-PT-R003C020-LTLFireability-01 48710887 m, 166268 m/sec, 431563981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 290/599 322/2000 ResAllocation-PT-R003C020-LTLFireability-01 49618530 m, 181528 m/sec, 439430000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 295/599 327/2000 ResAllocation-PT-R003C020-LTLFireability-01 50378434 m, 151980 m/sec, 446759056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 300/599 333/2000 ResAllocation-PT-R003C020-LTLFireability-01 51208671 m, 166047 m/sec, 454280471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 305/599 338/2000 ResAllocation-PT-R003C020-LTLFireability-01 52037702 m, 165806 m/sec, 461788753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 310/599 343/2000 ResAllocation-PT-R003C020-LTLFireability-01 52789740 m, 150407 m/sec, 468801350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 315/599 348/2000 ResAllocation-PT-R003C020-LTLFireability-01 53555278 m, 153107 m/sec, 474964402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 320/599 352/2000 ResAllocation-PT-R003C020-LTLFireability-01 54141404 m, 117225 m/sec, 482254274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 325/599 357/2000 ResAllocation-PT-R003C020-LTLFireability-01 54982068 m, 168132 m/sec, 490012922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 330/599 362/2000 ResAllocation-PT-R003C020-LTLFireability-01 55784596 m, 160505 m/sec, 497857570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 335/599 367/2000 ResAllocation-PT-R003C020-LTLFireability-01 56493356 m, 141752 m/sec, 505079321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 340/599 372/2000 ResAllocation-PT-R003C020-LTLFireability-01 57326809 m, 166690 m/sec, 513138727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 345/599 377/2000 ResAllocation-PT-R003C020-LTLFireability-01 58123327 m, 159303 m/sec, 520895433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 350/599 382/2000 ResAllocation-PT-R003C020-LTLFireability-01 58799334 m, 135201 m/sec, 527801640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 355/599 387/2000 ResAllocation-PT-R003C020-LTLFireability-01 59558684 m, 151870 m/sec, 535549736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 360/599 392/2000 ResAllocation-PT-R003C020-LTLFireability-01 60295032 m, 147269 m/sec, 542911180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 365/599 396/2000 ResAllocation-PT-R003C020-LTLFireability-01 60989358 m, 138865 m/sec, 549885423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 370/599 400/2000 ResAllocation-PT-R003C020-LTLFireability-01 61586291 m, 119386 m/sec, 556100944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 375/599 403/2000 ResAllocation-PT-R003C020-LTLFireability-01 62058046 m, 94351 m/sec, 561979578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 380/599 410/2000 ResAllocation-PT-R003C020-LTLFireability-01 63082318 m, 204854 m/sec, 570463226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 385/599 415/2000 ResAllocation-PT-R003C020-LTLFireability-01 63915597 m, 166655 m/sec, 578271199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 390/599 421/2000 ResAllocation-PT-R003C020-LTLFireability-01 64772631 m, 171406 m/sec, 586196979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 395/599 426/2000 ResAllocation-PT-R003C020-LTLFireability-01 65584556 m, 162385 m/sec, 594296789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 400/599 430/2000 ResAllocation-PT-R003C020-LTLFireability-01 66250312 m, 133151 m/sec, 601370782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 405/599 437/2000 ResAllocation-PT-R003C020-LTLFireability-01 67232298 m, 196397 m/sec, 609830325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 410/599 442/2000 ResAllocation-PT-R003C020-LTLFireability-01 68075431 m, 168626 m/sec, 618050774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 415/599 447/2000 ResAllocation-PT-R003C020-LTLFireability-01 68866475 m, 158208 m/sec, 625862275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 420/599 451/2000 ResAllocation-PT-R003C020-LTLFireability-01 69518158 m, 130336 m/sec, 632873047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 425/599 457/2000 ResAllocation-PT-R003C020-LTLFireability-01 70426108 m, 181590 m/sec, 640900826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 430/599 462/2000 ResAllocation-PT-R003C020-LTLFireability-01 71227931 m, 160364 m/sec, 648511531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 435/599 467/2000 ResAllocation-PT-R003C020-LTLFireability-01 71961788 m, 146771 m/sec, 656116067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 440/599 472/2000 ResAllocation-PT-R003C020-LTLFireability-01 72685657 m, 144773 m/sec, 663648461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 445/599 476/2000 ResAllocation-PT-R003C020-LTLFireability-01 73337333 m, 130335 m/sec, 670333610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 450/599 480/2000 ResAllocation-PT-R003C020-LTLFireability-01 73998800 m, 132293 m/sec, 676496851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 455/599 484/2000 ResAllocation-PT-R003C020-LTLFireability-01 74575020 m, 115244 m/sec, 683480564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 460/599 490/2000 ResAllocation-PT-R003C020-LTLFireability-01 75448717 m, 174739 m/sec, 691268943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 465/599 496/2000 ResAllocation-PT-R003C020-LTLFireability-01 76328744 m, 176005 m/sec, 699230783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 470/599 500/2000 ResAllocation-PT-R003C020-LTLFireability-01 77075845 m, 149420 m/sec, 705731500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 475/599 505/2000 ResAllocation-PT-R003C020-LTLFireability-01 77825140 m, 149859 m/sec, 713767000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 480/599 510/2000 ResAllocation-PT-R003C020-LTLFireability-01 78574452 m, 149862 m/sec, 721275316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 485/599 515/2000 ResAllocation-PT-R003C020-LTLFireability-01 79301460 m, 145401 m/sec, 728543364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 490/599 519/2000 ResAllocation-PT-R003C020-LTLFireability-01 79942810 m, 128270 m/sec, 734910057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 495/599 524/2000 ResAllocation-PT-R003C020-LTLFireability-01 80763471 m, 164132 m/sec, 742548474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 500/599 529/2000 ResAllocation-PT-R003C020-LTLFireability-01 81564408 m, 160187 m/sec, 750094729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 505/599 534/2000 ResAllocation-PT-R003C020-LTLFireability-01 82332841 m, 153686 m/sec, 758170630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 534
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 510/599 539/2000 ResAllocation-PT-R003C020-LTLFireability-01 83018963 m, 137224 m/sec, 765443862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 515/599 544/2000 ResAllocation-PT-R003C020-LTLFireability-01 83753075 m, 146822 m/sec, 772750186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 520/599 548/2000 ResAllocation-PT-R003C020-LTLFireability-01 84409838 m, 131352 m/sec, 778930339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 525/599 552/2000 ResAllocation-PT-R003C020-LTLFireability-01 85101252 m, 138282 m/sec, 786611956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 530/599 557/2000 ResAllocation-PT-R003C020-LTLFireability-01 85877428 m, 155235 m/sec, 794404751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 535/599 562/2000 ResAllocation-PT-R003C020-LTLFireability-01 86651986 m, 154911 m/sec, 801927800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 562
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 540/599 567/2000 ResAllocation-PT-R003C020-LTLFireability-01 87409459 m, 151494 m/sec, 809492480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 545/599 572/2000 ResAllocation-PT-R003C020-LTLFireability-01 88104690 m, 139046 m/sec, 816625697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 572
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 550/599 576/2000 ResAllocation-PT-R003C020-LTLFireability-01 88734480 m, 125958 m/sec, 822817122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 576
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 555/599 580/2000 ResAllocation-PT-R003C020-LTLFireability-01 89366704 m, 126444 m/sec, 828625794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 580
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 560/599 584/2000 ResAllocation-PT-R003C020-LTLFireability-01 90001533 m, 126965 m/sec, 834310158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 565/599 589/2000 ResAllocation-PT-R003C020-LTLFireability-01 90735963 m, 146886 m/sec, 839393367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 589
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 570/599 589/2000 ResAllocation-PT-R003C020-LTLFireability-01 90816624 m, 16132 m/sec, 845569039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 589
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 575/599 596/2000 ResAllocation-PT-R003C020-LTLFireability-01 91831822 m, 203039 m/sec, 853867591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 596
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 580/599 603/2000 ResAllocation-PT-R003C020-LTLFireability-01 92848311 m, 203297 m/sec, 861906125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 603
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 585/599 609/2000 ResAllocation-PT-R003C020-LTLFireability-01 93835458 m, 197429 m/sec, 869750673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 609
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 590/599 615/2000 ResAllocation-PT-R003C020-LTLFireability-01 94792510 m, 191410 m/sec, 877630190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 615
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 595/599 621/2000 ResAllocation-PT-R003C020-LTLFireability-01 95630335 m, 167565 m/sec, 884779025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for ResAllocation-PT-R003C020-LTLFireability-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ResAllocation-PT-R003C020-LTLFireability-00
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ResAllocation-PT-R003C020-LTLFireability-01
[[35mlola[0m][I] time limit : 2999 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for ResAllocation-PT-R003C020-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1600
[[35mlola[0m][I] fired transitions : 6302
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 4 (type EXCL) for ResAllocation-PT-R003C020-LTLFireability-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-06: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 18 ResAllocation-PT-R003C020-LTLFireability-06
[[35mlola[0m][I] time limit : 748 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for ResAllocation-PT-R003C020-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 ResAllocation-PT-R003C020-LTLFireability-13
[[35mlola[0m][I] time limit : 998 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 5/998 13/2000 ResAllocation-PT-R003C020-LTLFireability-13 1884225 m, 376845 m/sec, 6654778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for ResAllocation-PT-R003C020-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3512499
[[35mlola[0m][I] fired transitions : 11506719
[[35mlola[0m][I] time used : 8
[[35mlola[0m][I] memory pages used : 23
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 ResAllocation-PT-R003C020-LTLFireability-12
[[35mlola[0m][I] time limit : 1493 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for ResAllocation-PT-R003C020-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49
[[35mlola[0m][I] fired transitions : 50
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 ResAllocation-PT-R003C020-LTLFireability-02
[[35mlola[0m][I] time limit : 2986 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for ResAllocation-PT-R003C020-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1786 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1791 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1796 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1801 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1806 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1811 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1816 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1821 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1826 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1831 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1836 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1841 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1846 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1851 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1856 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1861 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1866 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1871 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1876 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1881 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1886 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1891 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1896 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1901 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1906 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1911 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1916 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1921 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1926 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1931 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1936 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1941 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1946 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1951 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1956 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1961 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1966 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1971 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1976 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1981 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1986 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1991 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1996 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2001 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2006 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2011 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2016 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2021 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2026 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2031 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2036 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2041 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2046 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2051 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2056 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-06: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2061 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R003C020"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ResAllocation-PT-R003C020, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662341300820"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R003C020.tgz
mv ResAllocation-PT-R003C020 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;