About the Execution of LoLA for ResAllocation-PT-R003C020
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16202.088 | 724083.00 | 730201.00 | 2203.20 | FFTFFFFFTTFFFT?F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662341300819.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ResAllocation-PT-R003C020, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662341300819
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 616K
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 59K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:47 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:47 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 23 07:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 11 23:18 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 140K Apr 11 23:18 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 11 23:17 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 86K Apr 11 23:17 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:47 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:47 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 9 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 143K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R003C020-LTLCardinality-00
FORMULA_NAME ResAllocation-PT-R003C020-LTLCardinality-01
FORMULA_NAME ResAllocation-PT-R003C020-LTLCardinality-02
FORMULA_NAME ResAllocation-PT-R003C020-LTLCardinality-03
FORMULA_NAME ResAllocation-PT-R003C020-LTLCardinality-04
FORMULA_NAME ResAllocation-PT-R003C020-LTLCardinality-05
FORMULA_NAME ResAllocation-PT-R003C020-LTLCardinality-06
FORMULA_NAME ResAllocation-PT-R003C020-LTLCardinality-07
FORMULA_NAME ResAllocation-PT-R003C020-LTLCardinality-08
FORMULA_NAME ResAllocation-PT-R003C020-LTLCardinality-09
FORMULA_NAME ResAllocation-PT-R003C020-LTLCardinality-10
FORMULA_NAME ResAllocation-PT-R003C020-LTLCardinality-11
FORMULA_NAME ResAllocation-PT-R003C020-LTLCardinality-12
FORMULA_NAME ResAllocation-PT-R003C020-LTLCardinality-13
FORMULA_NAME ResAllocation-PT-R003C020-LTLCardinality-14
FORMULA_NAME ResAllocation-PT-R003C020-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717354990189
FORMULA ResAllocation-PT-R003C020-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C020-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C020-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C020-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C020-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C020-LTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C020-LTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C020-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C020-LTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C020-LTLCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C020-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C020-LTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C020-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C020-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C020-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717355714272
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 ResAllocation-PT-R003C020-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for ResAllocation-PT-R003C020-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 ResAllocation-PT-R003C020-LTLCardinality-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 68 (type CNST) for 61 ResAllocation-PT-R003C020-LTLCardinality-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 68 (type CNST) for ResAllocation-PT-R003C020-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for ResAllocation-PT-R003C020-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ResAllocation-PT-R003C020-LTLCardinality-01
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 21 (type CNST) for 18 ResAllocation-PT-R003C020-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 21 (type CNST) for ResAllocation-PT-R003C020-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for ResAllocation-PT-R003C020-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 206
[[35mlola[0m][I] fired transitions : 248
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 ResAllocation-PT-R003C020-LTLCardinality-12
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[*** LOG ERROR #0001 ***] [2024-06-02 19:03:11] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for ResAllocation-PT-R003C020-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 603
[[35mlola[0m][I] fired transitions : 2195
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 ResAllocation-PT-R003C020-LTLCardinality-09
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for ResAllocation-PT-R003C020-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 231
[[35mlola[0m][I] fired transitions : 420
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 36 ResAllocation-PT-R003C020-LTLCardinality-08
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for ResAllocation-PT-R003C020-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 36 ResAllocation-PT-R003C020-LTLCardinality-08
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for ResAllocation-PT-R003C020-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 ResAllocation-PT-R003C020-LTLCardinality-07
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for ResAllocation-PT-R003C020-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 18 ResAllocation-PT-R003C020-LTLCardinality-06
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for ResAllocation-PT-R003C020-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 21
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 ResAllocation-PT-R003C020-LTLCardinality-02
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for ResAllocation-PT-R003C020-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 ResAllocation-PT-R003C020-LTLCardinality-10
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for ResAllocation-PT-R003C020-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 ResAllocation-PT-R003C020-LTLCardinality-13
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for ResAllocation-PT-R003C020-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ResAllocation-PT-R003C020-LTLCardinality-03
[[35mlola[0m][I] time limit : 719 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for ResAllocation-PT-R003C020-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 ResAllocation-PT-R003C020-LTLCardinality-11
[[35mlola[0m][I] time limit : 899 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for ResAllocation-PT-R003C020-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 79 (type EXCL) for 15 ResAllocation-PT-R003C020-LTLCardinality-05
[[35mlola[0m][I] time limit : 1199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 77 (type FNDP) for 15 ResAllocation-PT-R003C020-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 78 (type EQUN) for 15 ResAllocation-PT-R003C020-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 79 (type EXCL) for ResAllocation-PT-R003C020-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 77 (type FNDP) for ResAllocation-PT-R003C020-LTLCardinality-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 78 (type EQUN) for ResAllocation-PT-R003C020-LTLCardinality-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 ResAllocation-PT-R003C020-LTLCardinality-14
[[35mlola[0m][I] time limit : 1799 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 77 (type FNDP) for ResAllocation-PT-R003C020-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 78 (type EQUN) for ResAllocation-PT-R003C020-LTLCardinality-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 5/3599 8/2000 ResAllocation-PT-R003C020-LTLCardinality-14 1139951 m, 227990 m/sec, 8787159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 10/3599 13/2000 ResAllocation-PT-R003C020-LTLCardinality-14 2002261 m, 172462 m/sec, 16568104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 15/3599 20/2000 ResAllocation-PT-R003C020-LTLCardinality-14 2984527 m, 196453 m/sec, 25146347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 20/3599 25/2000 ResAllocation-PT-R003C020-LTLCardinality-14 3808353 m, 164765 m/sec, 32737316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 25/3599 31/2000 ResAllocation-PT-R003C020-LTLCardinality-14 4752890 m, 188907 m/sec, 41203710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 30/3599 37/2000 ResAllocation-PT-R003C020-LTLCardinality-14 5681250 m, 185672 m/sec, 49367345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 35/3599 43/2000 ResAllocation-PT-R003C020-LTLCardinality-14 6532386 m, 170227 m/sec, 57330235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 40/3599 48/2000 ResAllocation-PT-R003C020-LTLCardinality-14 7335229 m, 160568 m/sec, 65096072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 45/3599 54/2000 ResAllocation-PT-R003C020-LTLCardinality-14 8248479 m, 182650 m/sec, 73156911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 50/3599 60/2000 ResAllocation-PT-R003C020-LTLCardinality-14 9107524 m, 171809 m/sec, 81132185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 55/3599 65/2000 ResAllocation-PT-R003C020-LTLCardinality-14 9954951 m, 169485 m/sec, 88254549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 60/3599 69/2000 ResAllocation-PT-R003C020-LTLCardinality-14 10579630 m, 124935 m/sec, 95165998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 65/3599 73/2000 ResAllocation-PT-R003C020-LTLCardinality-14 11154571 m, 114988 m/sec, 101741429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 70/3599 79/2000 ResAllocation-PT-R003C020-LTLCardinality-14 12165770 m, 202239 m/sec, 110662362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 75/3599 85/2000 ResAllocation-PT-R003C020-LTLCardinality-14 12964002 m, 159646 m/sec, 118256787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 80/3599 90/2000 ResAllocation-PT-R003C020-LTLCardinality-14 13803337 m, 167867 m/sec, 126784594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 85/3599 95/2000 ResAllocation-PT-R003C020-LTLCardinality-14 14586889 m, 156710 m/sec, 134699581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 90/3599 100/2000 ResAllocation-PT-R003C020-LTLCardinality-14 15349121 m, 152446 m/sec, 142516427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 95/3599 106/2000 ResAllocation-PT-R003C020-LTLCardinality-14 16226985 m, 175572 m/sec, 151017321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 100/3599 111/2000 ResAllocation-PT-R003C020-LTLCardinality-14 17032765 m, 161156 m/sec, 159186197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 105/3599 115/2000 ResAllocation-PT-R003C020-LTLCardinality-14 17726453 m, 138737 m/sec, 166668271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 110/3599 120/2000 ResAllocation-PT-R003C020-LTLCardinality-14 18492002 m, 153109 m/sec, 174428032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 115/3599 126/2000 ResAllocation-PT-R003C020-LTLCardinality-14 19323203 m, 166240 m/sec, 182580654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 120/3599 131/2000 ResAllocation-PT-R003C020-LTLCardinality-14 20091513 m, 153662 m/sec, 190519837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 125/3599 135/2000 ResAllocation-PT-R003C020-LTLCardinality-14 20812255 m, 144148 m/sec, 197588908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 130/3599 139/2000 ResAllocation-PT-R003C020-LTLCardinality-14 21422400 m, 122029 m/sec, 204506208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 135/3599 144/2000 ResAllocation-PT-R003C020-LTLCardinality-14 22072922 m, 130104 m/sec, 210412123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 140/3599 149/2000 ResAllocation-PT-R003C020-LTLCardinality-14 22874616 m, 160338 m/sec, 218865197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 145/3599 155/2000 ResAllocation-PT-R003C020-LTLCardinality-14 23822588 m, 189594 m/sec, 227533790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 150/3599 161/2000 ResAllocation-PT-R003C020-LTLCardinality-14 24687021 m, 172886 m/sec, 235671755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 155/3599 166/2000 ResAllocation-PT-R003C020-LTLCardinality-14 25567335 m, 176062 m/sec, 243899076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 160/3599 172/2000 ResAllocation-PT-R003C020-LTLCardinality-14 26428025 m, 172138 m/sec, 252383726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 165/3599 177/2000 ResAllocation-PT-R003C020-LTLCardinality-14 27215018 m, 157398 m/sec, 260590863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 170/3599 181/2000 ResAllocation-PT-R003C020-LTLCardinality-14 27897431 m, 136482 m/sec, 267771506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 175/3599 188/2000 ResAllocation-PT-R003C020-LTLCardinality-14 28916503 m, 203814 m/sec, 276557073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 180/3599 194/2000 ResAllocation-PT-R003C020-LTLCardinality-14 29821035 m, 180906 m/sec, 285156263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 185/3599 199/2000 ResAllocation-PT-R003C020-LTLCardinality-14 30653915 m, 166576 m/sec, 293303215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 190/3599 204/2000 ResAllocation-PT-R003C020-LTLCardinality-14 31418656 m, 152948 m/sec, 301407756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 195/3599 209/2000 ResAllocation-PT-R003C020-LTLCardinality-14 32117310 m, 139730 m/sec, 308586000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 200/3599 215/2000 ResAllocation-PT-R003C020-LTLCardinality-14 33030203 m, 182578 m/sec, 316896327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 205/3599 220/2000 ResAllocation-PT-R003C020-LTLCardinality-14 33881293 m, 170218 m/sec, 325075467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 210/3599 225/2000 ResAllocation-PT-R003C020-LTLCardinality-14 34693112 m, 162363 m/sec, 332906648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 215/3599 230/2000 ResAllocation-PT-R003C020-LTLCardinality-14 35425725 m, 146522 m/sec, 340810540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 220/3599 235/2000 ResAllocation-PT-R003C020-LTLCardinality-14 36148560 m, 144567 m/sec, 348424088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 225/3599 240/2000 ResAllocation-PT-R003C020-LTLCardinality-14 36896072 m, 149502 m/sec, 355823258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 230/3599 244/2000 ResAllocation-PT-R003C020-LTLCardinality-14 37487249 m, 118235 m/sec, 362452446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 235/3599 249/2000 ResAllocation-PT-R003C020-LTLCardinality-14 38256932 m, 153936 m/sec, 368654068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 240/3599 252/2000 ResAllocation-PT-R003C020-LTLCardinality-14 38780120 m, 104637 m/sec, 376388218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 245/3599 258/2000 ResAllocation-PT-R003C020-LTLCardinality-14 39732775 m, 190531 m/sec, 384700580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 250/3599 264/2000 ResAllocation-PT-R003C020-LTLCardinality-14 40619929 m, 177430 m/sec, 392877365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 255/3599 269/2000 ResAllocation-PT-R003C020-LTLCardinality-14 41451769 m, 166368 m/sec, 400239988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 260/3599 274/2000 ResAllocation-PT-R003C020-LTLCardinality-14 42197223 m, 149090 m/sec, 406864590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 265/3599 279/2000 ResAllocation-PT-R003C020-LTLCardinality-14 42880472 m, 136649 m/sec, 415012858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 270/3599 284/2000 ResAllocation-PT-R003C020-LTLCardinality-14 43665908 m, 157087 m/sec, 422679619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 275/3599 289/2000 ResAllocation-PT-R003C020-LTLCardinality-14 44410567 m, 148931 m/sec, 430479193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 280/3599 293/2000 ResAllocation-PT-R003C020-LTLCardinality-14 45143131 m, 146512 m/sec, 437679322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 285/3599 297/2000 ResAllocation-PT-R003C020-LTLCardinality-14 45732810 m, 117935 m/sec, 444260276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 290/3599 301/2000 ResAllocation-PT-R003C020-LTLCardinality-14 46349098 m, 123257 m/sec, 450965544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 295/3599 307/2000 ResAllocation-PT-R003C020-LTLCardinality-14 47238989 m, 177978 m/sec, 458845550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 300/3599 312/2000 ResAllocation-PT-R003C020-LTLCardinality-14 48054427 m, 163087 m/sec, 466554627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 305/3599 318/2000 ResAllocation-PT-R003C020-LTLCardinality-14 48889314 m, 166977 m/sec, 474806257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 310/3599 322/2000 ResAllocation-PT-R003C020-LTLCardinality-14 49603604 m, 142858 m/sec, 482298254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 315/3599 327/2000 ResAllocation-PT-R003C020-LTLCardinality-14 50316635 m, 142606 m/sec, 490100754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 320/3599 332/2000 ResAllocation-PT-R003C020-LTLCardinality-14 51047256 m, 146124 m/sec, 497198355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 325/3599 335/2000 ResAllocation-PT-R003C020-LTLCardinality-14 51645325 m, 119613 m/sec, 503955621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 330/3599 339/2000 ResAllocation-PT-R003C020-LTLCardinality-14 52227964 m, 116527 m/sec, 510548831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 335/3599 345/2000 ResAllocation-PT-R003C020-LTLCardinality-14 53058299 m, 166067 m/sec, 518521526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 340/3599 350/2000 ResAllocation-PT-R003C020-LTLCardinality-14 53850004 m, 158341 m/sec, 526511797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 345/3599 355/2000 ResAllocation-PT-R003C020-LTLCardinality-14 54606734 m, 151346 m/sec, 534042043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 350/3599 360/2000 ResAllocation-PT-R003C020-LTLCardinality-14 55373608 m, 153374 m/sec, 541738138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 355/3599 365/2000 ResAllocation-PT-R003C020-LTLCardinality-14 56154492 m, 156176 m/sec, 549395535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 360/3599 369/2000 ResAllocation-PT-R003C020-LTLCardinality-14 56850417 m, 139185 m/sec, 556780234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 365/3599 373/2000 ResAllocation-PT-R003C020-LTLCardinality-14 57510552 m, 132027 m/sec, 563402599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 370/3599 377/2000 ResAllocation-PT-R003C020-LTLCardinality-14 58132008 m, 124291 m/sec, 569698583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 375/3599 382/2000 ResAllocation-PT-R003C020-LTLCardinality-14 58816880 m, 136974 m/sec, 575392349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 380/3599 385/2000 ResAllocation-PT-R003C020-LTLCardinality-14 59316551 m, 99934 m/sec, 581510759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 385/3599 392/2000 ResAllocation-PT-R003C020-LTLCardinality-14 60321216 m, 200933 m/sec, 586776895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 390/3599 392/2000 ResAllocation-PT-R003C020-LTLCardinality-14 60422700 m, 20296 m/sec, 592914842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 395/3599 395/2000 ResAllocation-PT-R003C020-LTLCardinality-14 60816292 m, 78718 m/sec, 600120016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 400/3599 401/2000 ResAllocation-PT-R003C020-LTLCardinality-14 61709449 m, 178631 m/sec, 608353321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 405/3599 405/2000 ResAllocation-PT-R003C020-LTLCardinality-14 62433376 m, 144785 m/sec, 615654220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 410/3599 411/2000 ResAllocation-PT-R003C020-LTLCardinality-14 63276220 m, 168568 m/sec, 623829121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 415/3599 416/2000 ResAllocation-PT-R003C020-LTLCardinality-14 64013727 m, 147501 m/sec, 631271538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 420/3599 420/2000 ResAllocation-PT-R003C020-LTLCardinality-14 64746000 m, 146454 m/sec, 638785557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 425/3599 426/2000 ResAllocation-PT-R003C020-LTLCardinality-14 65578053 m, 166410 m/sec, 646853992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 430/3599 431/2000 ResAllocation-PT-R003C020-LTLCardinality-14 66359003 m, 156190 m/sec, 654662826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 435/3599 435/2000 ResAllocation-PT-R003C020-LTLCardinality-14 67017392 m, 131677 m/sec, 661730841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 440/3599 440/2000 ResAllocation-PT-R003C020-LTLCardinality-14 67718784 m, 140278 m/sec, 669004195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 445/3599 445/2000 ResAllocation-PT-R003C020-LTLCardinality-14 68489998 m, 154242 m/sec, 676681615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 450/3599 450/2000 ResAllocation-PT-R003C020-LTLCardinality-14 69239900 m, 149980 m/sec, 684203197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 455/3599 454/2000 ResAllocation-PT-R003C020-LTLCardinality-14 69972899 m, 146599 m/sec, 691454346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 460/3599 458/2000 ResAllocation-PT-R003C020-LTLCardinality-14 70555236 m, 116467 m/sec, 697804207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 465/3599 462/2000 ResAllocation-PT-R003C020-LTLCardinality-14 71220937 m, 133140 m/sec, 704029491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 470/3599 465/2000 ResAllocation-PT-R003C020-LTLCardinality-14 71651816 m, 86175 m/sec, 710575190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 475/3599 471/2000 ResAllocation-PT-R003C020-LTLCardinality-14 72508216 m, 171280 m/sec, 718980506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 480/3599 475/2000 ResAllocation-PT-R003C020-LTLCardinality-14 73213402 m, 141037 m/sec, 726433929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 485/3599 480/2000 ResAllocation-PT-R003C020-LTLCardinality-14 73912832 m, 139886 m/sec, 734135554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 490/3599 485/2000 ResAllocation-PT-R003C020-LTLCardinality-14 74635927 m, 144619 m/sec, 741984197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 495/3599 488/2000 ResAllocation-PT-R003C020-LTLCardinality-14 75216689 m, 116152 m/sec, 748993006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 500/3599 493/2000 ResAllocation-PT-R003C020-LTLCardinality-14 75969479 m, 150558 m/sec, 756957307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 505/3599 498/2000 ResAllocation-PT-R003C020-LTLCardinality-14 76711270 m, 148358 m/sec, 764857227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 510/3599 502/2000 ResAllocation-PT-R003C020-LTLCardinality-14 77407527 m, 139251 m/sec, 772586050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 515/3599 506/2000 ResAllocation-PT-R003C020-LTLCardinality-14 78022924 m, 123079 m/sec, 779664063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 520/3599 510/2000 ResAllocation-PT-R003C020-LTLCardinality-14 78636183 m, 122651 m/sec, 786650596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 525/3599 515/2000 ResAllocation-PT-R003C020-LTLCardinality-14 79335958 m, 139955 m/sec, 794399887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 530/3599 519/2000 ResAllocation-PT-R003C020-LTLCardinality-14 79971704 m, 127149 m/sec, 801592658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 535/3599 524/2000 ResAllocation-PT-R003C020-LTLCardinality-14 80690620 m, 143783 m/sec, 809581132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 540/3599 528/2000 ResAllocation-PT-R003C020-LTLCardinality-14 81271654 m, 116206 m/sec, 815778901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 545/3599 531/2000 ResAllocation-PT-R003C020-LTLCardinality-14 81781295 m, 101928 m/sec, 822148041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 531
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 550/3599 535/2000 ResAllocation-PT-R003C020-LTLCardinality-14 82425418 m, 128824 m/sec, 827584925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 535
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 555/3599 538/2000 ResAllocation-PT-R003C020-LTLCardinality-14 82855485 m, 86013 m/sec, 834705275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 560/3599 544/2000 ResAllocation-PT-R003C020-LTLCardinality-14 83748274 m, 178557 m/sec, 843174603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 565/3599 549/2000 ResAllocation-PT-R003C020-LTLCardinality-14 84541106 m, 158566 m/sec, 851354336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 570/3599 553/2000 ResAllocation-PT-R003C020-LTLCardinality-14 85223307 m, 136440 m/sec, 858581697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 553
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 575/3599 558/2000 ResAllocation-PT-R003C020-LTLCardinality-14 85994481 m, 154234 m/sec, 866485599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 558
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 580/3599 563/2000 ResAllocation-PT-R003C020-LTLCardinality-14 86750889 m, 151281 m/sec, 874587103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 563
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 585/3599 567/2000 ResAllocation-PT-R003C020-LTLCardinality-14 87428182 m, 135458 m/sec, 882366655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 590/3599 571/2000 ResAllocation-PT-R003C020-LTLCardinality-14 88025990 m, 119561 m/sec, 889316675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 571
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 595/3599 576/2000 ResAllocation-PT-R003C020-LTLCardinality-14 88789613 m, 152724 m/sec, 897030124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 576
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 600/3599 581/2000 ResAllocation-PT-R003C020-LTLCardinality-14 89586060 m, 159289 m/sec, 905058854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 581
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 605/3599 587/2000 ResAllocation-PT-R003C020-LTLCardinality-14 90364291 m, 155646 m/sec, 913345560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 610/3599 591/2000 ResAllocation-PT-R003C020-LTLCardinality-14 91060337 m, 139209 m/sec, 920949728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 615/3599 595/2000 ResAllocation-PT-R003C020-LTLCardinality-14 91733840 m, 134700 m/sec, 928595165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 620/3599 599/2000 ResAllocation-PT-R003C020-LTLCardinality-14 92333174 m, 119866 m/sec, 935472824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 599
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 625/3599 604/2000 ResAllocation-PT-R003C020-LTLCardinality-14 93014857 m, 136336 m/sec, 942631807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 604
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 630/3599 609/2000 ResAllocation-PT-R003C020-LTLCardinality-14 93771548 m, 151338 m/sec, 950397970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 609
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 635/3599 613/2000 ResAllocation-PT-R003C020-LTLCardinality-14 94491326 m, 143955 m/sec, 957783273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 613
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 640/3599 618/2000 ResAllocation-PT-R003C020-LTLCardinality-14 95174346 m, 136604 m/sec, 965226000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 645/3599 622/2000 ResAllocation-PT-R003C020-LTLCardinality-14 95801736 m, 125478 m/sec, 972685915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 622
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 650/3599 626/2000 ResAllocation-PT-R003C020-LTLCardinality-14 96403563 m, 120365 m/sec, 979750998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 626
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 655/3599 630/2000 ResAllocation-PT-R003C020-LTLCardinality-14 97083990 m, 136085 m/sec, 987391037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 630
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 660/3599 634/2000 ResAllocation-PT-R003C020-LTLCardinality-14 97649442 m, 113090 m/sec, 993299419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 634
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 665/3599 637/2000 ResAllocation-PT-R003C020-LTLCardinality-14 98140558 m, 98223 m/sec, 999655736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 637
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 670/3599 641/2000 ResAllocation-PT-R003C020-LTLCardinality-14 98771414 m, 126171 m/sec, 1004869774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 641
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 675/3599 644/2000 ResAllocation-PT-R003C020-LTLCardinality-14 99234102 m, 92537 m/sec, 1012457670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 644
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 680/3599 649/2000 ResAllocation-PT-R003C020-LTLCardinality-14 100044414 m, 162062 m/sec, 1020364831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 649
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 685/3599 654/2000 ResAllocation-PT-R003C020-LTLCardinality-14 100797237 m, 150564 m/sec, 1027994520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 654
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 690/3599 659/2000 ResAllocation-PT-R003C020-LTLCardinality-14 101552828 m, 151118 m/sec, 1035509023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 659
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 695/3599 663/2000 ResAllocation-PT-R003C020-LTLCardinality-14 102175691 m, 124572 m/sec, 1042294089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 663
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 700/3599 666/2000 ResAllocation-PT-R003C020-LTLCardinality-14 102649607 m, 94783 m/sec, 1048322353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 666
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 705/3599 671/2000 ResAllocation-PT-R003C020-LTLCardinality-14 103445330 m, 159144 m/sec, 1056483905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 710/3599 676/2000 ResAllocation-PT-R003C020-LTLCardinality-14 104128901 m, 136714 m/sec, 1063720945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 676
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 715/3599 680/2000 ResAllocation-PT-R003C020-LTLCardinality-14 104778401 m, 129900 m/sec, 1071286983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 680
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-08: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C020-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C020-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C020-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 720/3599 683/2000 ResAllocation-PT-R003C020-LTLCardinality-14 105299009 m, 104121 m/sec, 1077037801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 683
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R003C020"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ResAllocation-PT-R003C020, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662341300819"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R003C020.tgz
mv ResAllocation-PT-R003C020 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;