About the Execution of LoLA for ResAllocation-PT-R003C015
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 7178.008 | 310467.00 | 311228.00 | 351.80 | FFFFTFF?FFFFFFFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662341300812.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ResAllocation-PT-R003C015, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662341300812
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 628K
-rw-r--r-- 1 mcc users 7.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 71K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 71K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:47 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:47 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 23 07:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 11 23:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 143K Apr 11 23:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 11 23:18 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 96K Apr 11 23:18 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:47 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:47 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 9 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 107K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R003C015-LTLFireability-00
FORMULA_NAME ResAllocation-PT-R003C015-LTLFireability-01
FORMULA_NAME ResAllocation-PT-R003C015-LTLFireability-02
FORMULA_NAME ResAllocation-PT-R003C015-LTLFireability-03
FORMULA_NAME ResAllocation-PT-R003C015-LTLFireability-04
FORMULA_NAME ResAllocation-PT-R003C015-LTLFireability-05
FORMULA_NAME ResAllocation-PT-R003C015-LTLFireability-06
FORMULA_NAME ResAllocation-PT-R003C015-LTLFireability-07
FORMULA_NAME ResAllocation-PT-R003C015-LTLFireability-08
FORMULA_NAME ResAllocation-PT-R003C015-LTLFireability-09
FORMULA_NAME ResAllocation-PT-R003C015-LTLFireability-10
FORMULA_NAME ResAllocation-PT-R003C015-LTLFireability-11
FORMULA_NAME ResAllocation-PT-R003C015-LTLFireability-12
FORMULA_NAME ResAllocation-PT-R003C015-LTLFireability-13
FORMULA_NAME ResAllocation-PT-R003C015-LTLFireability-14
FORMULA_NAME ResAllocation-PT-R003C015-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717354949227
FORMULA ResAllocation-PT-R003C015-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C015-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C015-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C015-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C015-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C015-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C015-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C015-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C015-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C015-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C015-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C015-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C015-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C015-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C015-LTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R003C015-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R003C015-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R003C015-LTLFireability-02: F false state space / EG[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R003C015-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mResAllocation-PT-R003C015-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R003C015-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R003C015-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m] [1m[33mResAllocation-PT-R003C015-LTLFireability-07: LTL unknown AGGR[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R003C015-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R003C015-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R003C015-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R003C015-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R003C015-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R003C015-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R003C015-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 310 secs. Pages in use: 241
BK_STOP 1717355259694
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 ResAllocation-PT-R003C015-LTLFireability-07
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EQUN) for 24 ResAllocation-PT-R003C015-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 65 (type EQUN) for 6 ResAllocation-PT-R003C015-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type FNDP) for 53 ResAllocation-PT-R003C015-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type FNDP) for ResAllocation-PT-R003C015-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 60 (type EQUN) for ResAllocation-PT-R003C015-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 65 (type EQUN) for ResAllocation-PT-R003C015-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 5/211 8/2000 ResAllocation-PT-R003C015-LTLFireability-07 1211469 m, 242293 m/sec, 9573681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 10/211 16/2000 ResAllocation-PT-R003C015-LTLFireability-07 2336526 m, 225011 m/sec, 19030111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 15/211 22/2000 ResAllocation-PT-R003C015-LTLFireability-07 3300634 m, 192821 m/sec, 27453807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 20/211 27/2000 ResAllocation-PT-R003C015-LTLFireability-07 4123360 m, 164545 m/sec, 34320183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 25/211 33/2000 ResAllocation-PT-R003C015-LTLFireability-07 4936560 m, 162640 m/sec, 43146594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 30/211 39/2000 ResAllocation-PT-R003C015-LTLFireability-07 5864851 m, 185658 m/sec, 51918945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 35/211 45/2000 ResAllocation-PT-R003C015-LTLFireability-07 6860454 m, 199120 m/sec, 61297907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 40/211 50/2000 ResAllocation-PT-R003C015-LTLFireability-07 7629552 m, 153819 m/sec, 68840239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 45/211 54/2000 ResAllocation-PT-R003C015-LTLFireability-07 8256203 m, 125330 m/sec, 75803035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 50/211 61/2000 ResAllocation-PT-R003C015-LTLFireability-07 9330370 m, 214833 m/sec, 84820092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 55/211 68/2000 ResAllocation-PT-R003C015-LTLFireability-07 10393032 m, 212532 m/sec, 93709838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 60/211 74/2000 ResAllocation-PT-R003C015-LTLFireability-07 11333412 m, 188076 m/sec, 103050219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 65/211 79/2000 ResAllocation-PT-R003C015-LTLFireability-07 12159027 m, 165123 m/sec, 111599919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 70/211 86/2000 ResAllocation-PT-R003C015-LTLFireability-07 13164815 m, 201157 m/sec, 121097173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 75/211 91/2000 ResAllocation-PT-R003C015-LTLFireability-07 13959715 m, 158980 m/sec, 128697181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 80/211 95/2000 ResAllocation-PT-R003C015-LTLFireability-07 14531768 m, 114410 m/sec, 135669944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 85/211 101/2000 ResAllocation-PT-R003C015-LTLFireability-07 15566946 m, 207035 m/sec, 145059439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 90/211 108/2000 ResAllocation-PT-R003C015-LTLFireability-07 16532983 m, 193207 m/sec, 154094092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 95/211 114/2000 ResAllocation-PT-R003C015-LTLFireability-07 17472679 m, 187939 m/sec, 163090271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 100/211 119/2000 ResAllocation-PT-R003C015-LTLFireability-07 18204151 m, 146294 m/sec, 170579427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 105/211 123/2000 ResAllocation-PT-R003C015-LTLFireability-07 18856283 m, 130426 m/sec, 177927900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 110/211 128/2000 ResAllocation-PT-R003C015-LTLFireability-07 19734043 m, 175552 m/sec, 186786649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 115/211 134/2000 ResAllocation-PT-R003C015-LTLFireability-07 20565926 m, 166376 m/sec, 195437725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 120/211 140/2000 ResAllocation-PT-R003C015-LTLFireability-07 21434925 m, 173799 m/sec, 204585356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 125/211 144/2000 ResAllocation-PT-R003C015-LTLFireability-07 22116943 m, 136403 m/sec, 211692833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 130/211 148/2000 ResAllocation-PT-R003C015-LTLFireability-07 22780889 m, 132789 m/sec, 218102437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 135/211 153/2000 ResAllocation-PT-R003C015-LTLFireability-07 23522709 m, 148364 m/sec, 226845795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 140/211 159/2000 ResAllocation-PT-R003C015-LTLFireability-07 24410629 m, 177584 m/sec, 235377223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 145/211 164/2000 ResAllocation-PT-R003C015-LTLFireability-07 25244235 m, 166721 m/sec, 243624939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 150/211 169/2000 ResAllocation-PT-R003C015-LTLFireability-07 26051013 m, 161355 m/sec, 252482884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 155/211 174/2000 ResAllocation-PT-R003C015-LTLFireability-07 26790949 m, 147987 m/sec, 260698767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 160/211 180/2000 ResAllocation-PT-R003C015-LTLFireability-07 27667694 m, 175349 m/sec, 269871474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 165/211 184/2000 ResAllocation-PT-R003C015-LTLFireability-07 28348733 m, 136207 m/sec, 276939749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 170/211 189/2000 ResAllocation-PT-R003C015-LTLFireability-07 29051357 m, 140524 m/sec, 283328373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 175/211 194/2000 ResAllocation-PT-R003C015-LTLFireability-07 29781221 m, 145972 m/sec, 292027165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 180/211 201/2000 ResAllocation-PT-R003C015-LTLFireability-07 30852603 m, 214276 m/sec, 301285548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 185/211 206/2000 ResAllocation-PT-R003C015-LTLFireability-07 31692860 m, 168051 m/sec, 309557065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 190/211 212/2000 ResAllocation-PT-R003C015-LTLFireability-07 32684310 m, 198290 m/sec, 318563709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 195/211 218/2000 ResAllocation-PT-R003C015-LTLFireability-07 33567834 m, 176704 m/sec, 327336828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 200/211 223/2000 ResAllocation-PT-R003C015-LTLFireability-07 34317626 m, 149958 m/sec, 335097534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 205/211 230/2000 ResAllocation-PT-R003C015-LTLFireability-07 35329451 m, 202365 m/sec, 344048227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 210/211 236/2000 ResAllocation-PT-R003C015-LTLFireability-07 36272771 m, 188664 m/sec, 352865100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 22 (type EXCL) for ResAllocation-PT-R003C015-LTLFireability-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 ResAllocation-PT-R003C015-LTLFireability-12
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 ResAllocation-PT-R003C015-LTLFireability-07
[[35mlola[0m][I] time limit : 3385 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for ResAllocation-PT-R003C015-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 22 (type EXCL) for ResAllocation-PT-R003C015-LTLFireability-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 ResAllocation-PT-R003C015-LTLFireability-10
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 5/225 9/2000 ResAllocation-PT-R003C015-LTLFireability-10 1264697 m, 252939 m/sec, 9982260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 10/225 16/2000 ResAllocation-PT-R003C015-LTLFireability-10 2403788 m, 227818 m/sec, 19644101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 15/225 23/2000 ResAllocation-PT-R003C015-LTLFireability-10 3452121 m, 209666 m/sec, 28512105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 20/225 27/2000 ResAllocation-PT-R003C015-LTLFireability-10 4128258 m, 135227 m/sec, 35938818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 25/225 34/2000 ResAllocation-PT-R003C015-LTLFireability-10 5169246 m, 208197 m/sec, 45292297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 30/225 40/2000 ResAllocation-PT-R003C015-LTLFireability-10 6140760 m, 194302 m/sec, 54431779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 35/225 47/2000 ResAllocation-PT-R003C015-LTLFireability-10 7093772 m, 190602 m/sec, 63558739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 40/225 51/2000 ResAllocation-PT-R003C015-LTLFireability-10 7842114 m, 149668 m/sec, 71103737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 45/225 56/2000 ResAllocation-PT-R003C015-LTLFireability-10 8589273 m, 149431 m/sec, 78766819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 50/225 63/2000 ResAllocation-PT-R003C015-LTLFireability-10 9690972 m, 220339 m/sec, 87880497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 55/225 70/2000 ResAllocation-PT-R003C015-LTLFireability-10 10664560 m, 194717 m/sec, 96560843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 60/225 76/2000 ResAllocation-PT-R003C015-LTLFireability-10 11593668 m, 185821 m/sec, 105749472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 65/225 81/2000 ResAllocation-PT-R003C015-LTLFireability-10 12476255 m, 176517 m/sec, 114523420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 70/225 87/2000 ResAllocation-PT-R003C015-LTLFireability-10 13408681 m, 186485 m/sec, 123467811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-08: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 75/225 92/2000 ResAllocation-PT-R003C015-LTLFireability-10 14169115 m, 152086 m/sec, 130874291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for ResAllocation-PT-R003C015-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 14532904
[[35mlola[0m][I] fired transitions : 135947213
[[35mlola[0m][I] time used : 79
[[35mlola[0m][I] memory pages used : 95
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 24 ResAllocation-PT-R003C015-LTLFireability-08
[[35mlola[0m][I] time limit : 235 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for ResAllocation-PT-R003C015-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 79
[[35mlola[0m][I] fired transitions : 96
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 ResAllocation-PT-R003C015-LTLFireability-05
[[35mlola[0m][I] time limit : 275 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for ResAllocation-PT-R003C015-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ResAllocation-PT-R003C015-LTLFireability-03
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for ResAllocation-PT-R003C015-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ResAllocation-PT-R003C015-LTLFireability-01
[[35mlola[0m][I] time limit : 330 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for ResAllocation-PT-R003C015-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ResAllocation-PT-R003C015-LTLFireability-00
[[35mlola[0m][I] time limit : 366 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1/366 4/2000 ResAllocation-PT-R003C015-LTLFireability-00 498884 m, 99776 m/sec, 2531084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C015-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C015-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 6/366 13/2000 ResAllocation-PT-R003C015-LTLFireability-00 1994632 m, 299149 m/sec, 11702792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for ResAllocation-PT-R003C015-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3321380
[[35mlola[0m][I] fired transitions : 20363065
[[35mlola[0m][I] time used : 11
[[35mlola[0m][I] memory pages used : 22
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 6 ResAllocation-PT-R003C015-LTLFireability-02
[[35mlola[0m][I] time limit : 411 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for ResAllocation-PT-R003C015-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 ResAllocation-PT-R003C015-LTLFireability-11
[[35mlola[0m][I] time limit : 470 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for ResAllocation-PT-R003C015-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 43 ResAllocation-PT-R003C015-LTLFireability-13
[[35mlola[0m][I] time limit : 548 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for ResAllocation-PT-R003C015-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 ResAllocation-PT-R003C015-LTLFireability-14
[[35mlola[0m][I] time limit : 822 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for ResAllocation-PT-R003C015-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 ResAllocation-PT-R003C015-LTLFireability-09
[[35mlola[0m][I] time limit : 1096 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for ResAllocation-PT-R003C015-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 30
[[35mlola[0m][I] fired transitions : 30
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 ResAllocation-PT-R003C015-LTLFireability-06
[[35mlola[0m][I] time limit : 1645 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for ResAllocation-PT-R003C015-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 133
[[35mlola[0m][I] fired transitions : 273
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 ResAllocation-PT-R003C015-LTLFireability-04
[[35mlola[0m][I] time limit : 3290 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for ResAllocation-PT-R003C015-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open tasks 16
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R003C015"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ResAllocation-PT-R003C015, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662341300812"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R003C015.tgz
mv ResAllocation-PT-R003C015 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;