About the Execution of LoLA for RefineWMG-PT-100101
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16172.312 | 115685.00 | 117506.00 | 528.80 | F??F??F????????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662341200764.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is RefineWMG-PT-100101, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662341200764
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 716K
-rw-r--r-- 1 mcc users 7.7K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 85K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K May 19 07:14 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K May 19 16:23 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 07:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 13 04:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 113K Apr 13 04:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Apr 13 04:46 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 110K Apr 13 04:46 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:47 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:47 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 218K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RefineWMG-PT-100101-LTLFireability-00
FORMULA_NAME RefineWMG-PT-100101-LTLFireability-01
FORMULA_NAME RefineWMG-PT-100101-LTLFireability-02
FORMULA_NAME RefineWMG-PT-100101-LTLFireability-03
FORMULA_NAME RefineWMG-PT-100101-LTLFireability-04
FORMULA_NAME RefineWMG-PT-100101-LTLFireability-05
FORMULA_NAME RefineWMG-PT-100101-LTLFireability-06
FORMULA_NAME RefineWMG-PT-100101-LTLFireability-07
FORMULA_NAME RefineWMG-PT-100101-LTLFireability-08
FORMULA_NAME RefineWMG-PT-100101-LTLFireability-09
FORMULA_NAME RefineWMG-PT-100101-LTLFireability-10
FORMULA_NAME RefineWMG-PT-100101-LTLFireability-11
FORMULA_NAME RefineWMG-PT-100101-LTLFireability-12
FORMULA_NAME RefineWMG-PT-100101-LTLFireability-13
FORMULA_NAME RefineWMG-PT-100101-LTLFireability-14
FORMULA_NAME RefineWMG-PT-100101-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717354603215
FORMULA RefineWMG-PT-100101-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-100101-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-100101-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717354718900
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 3 (type EXCL) for 0 RefineWMG-PT-100101-LTLFireability-00
[[35mlola[0m][I] time limit : 120 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 3 (type EXCL) for RefineWMG-PT-100101-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 108
[[35mlola[0m][I] fired transitions : 310
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 RefineWMG-PT-100101-LTLFireability-06
[[35mlola[0m][I] time limit : 133 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for RefineWMG-PT-100101-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 103
[[35mlola[0m][I] fired transitions : 304
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 RefineWMG-PT-100101-LTLFireability-03
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for RefineWMG-PT-100101-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[*** LOG ERROR #0001 ***] [2024-06-02 18:56:43] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 7 RefineWMG-PT-100101-LTLFireability-01
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 25 RefineWMG-PT-100101-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for RefineWMG-PT-100101-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-13: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 5/211 18/2000 RefineWMG-PT-100101-LTLFireability-01 1091169 m, 218233 m/sec, 1642045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-13: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 10/211 34/2000 RefineWMG-PT-100101-LTLFireability-01 2173403 m, 216446 m/sec, 3270804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-13: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 15/211 51/2000 RefineWMG-PT-100101-LTLFireability-01 3281330 m, 221585 m/sec, 4938143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-13: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 20/211 68/2000 RefineWMG-PT-100101-LTLFireability-01 4353260 m, 214386 m/sec, 6551364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-13: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 25/211 85/2000 RefineWMG-PT-100101-LTLFireability-01 5453463 m, 220040 m/sec, 8207097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-13: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 30/211 102/2000 RefineWMG-PT-100101-LTLFireability-01 6520758 m, 213459 m/sec, 9813319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-13: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 35/211 119/2000 RefineWMG-PT-100101-LTLFireability-01 7625639 m, 220976 m/sec, 11476069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-13: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 40/211 136/2000 RefineWMG-PT-100101-LTLFireability-01 8702996 m, 215471 m/sec, 13097513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-13: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 45/211 153/2000 RefineWMG-PT-100101-LTLFireability-01 9801759 m, 219752 m/sec, 14751094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-13: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 50/211 170/2000 RefineWMG-PT-100101-LTLFireability-01 10856678 m, 210983 m/sec, 16338715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-13: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 55/211 186/2000 RefineWMG-PT-100101-LTLFireability-01 11917079 m, 212080 m/sec, 17934526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-13: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 60/211 202/2000 RefineWMG-PT-100101-LTLFireability-01 12957776 m, 208139 m/sec, 19500715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-13: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 65/211 218/2000 RefineWMG-PT-100101-LTLFireability-01 14012089 m, 210862 m/sec, 21087379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-13: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 70/211 234/2000 RefineWMG-PT-100101-LTLFireability-01 15046548 m, 206891 m/sec, 22644242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-13: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 75/211 250/2000 RefineWMG-PT-100101-LTLFireability-01 16092052 m, 209100 m/sec, 24217611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-13: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 80/211 266/2000 RefineWMG-PT-100101-LTLFireability-01 17128947 m, 207379 m/sec, 25778139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-13: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 85/211 282/2000 RefineWMG-PT-100101-LTLFireability-01 18173285 m, 208867 m/sec, 27349771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-13: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 90/211 298/2000 RefineWMG-PT-100101-LTLFireability-01 19222250 m, 209793 m/sec, 28928465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-13: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 95/211 313/2000 RefineWMG-PT-100101-LTLFireability-01 20267263 m, 209002 m/sec, 30501130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-13: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 100/211 329/2000 RefineWMG-PT-100101-LTLFireability-01 21301482 m, 206843 m/sec, 32057626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-13: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 105/211 345/2000 RefineWMG-PT-100101-LTLFireability-01 22341545 m, 208012 m/sec, 33622782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100101-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-13: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100101-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 110/211 361/2000 RefineWMG-PT-100101-LTLFireability-01 23381354 m, 207961 m/sec, 35187679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RefineWMG-PT-100101"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is RefineWMG-PT-100101, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662341200764"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RefineWMG-PT-100101.tgz
mv RefineWMG-PT-100101 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;