About the Execution of LoLA for RefineWMG-PT-100100
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16166.604 | 115112.00 | 117089.00 | 454.10 | ????F????????F?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662341200756.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is RefineWMG-PT-100100, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662341200756
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 620K
-rw-r--r-- 1 mcc users 6.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 73K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:47 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 23 07:47 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 07:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 23 07:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.2K Apr 13 04:59 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 80K Apr 13 04:59 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.7K Apr 13 04:58 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 65K Apr 13 04:58 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:47 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:47 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 218K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RefineWMG-PT-100100-LTLFireability-00
FORMULA_NAME RefineWMG-PT-100100-LTLFireability-01
FORMULA_NAME RefineWMG-PT-100100-LTLFireability-02
FORMULA_NAME RefineWMG-PT-100100-LTLFireability-03
FORMULA_NAME RefineWMG-PT-100100-LTLFireability-04
FORMULA_NAME RefineWMG-PT-100100-LTLFireability-05
FORMULA_NAME RefineWMG-PT-100100-LTLFireability-06
FORMULA_NAME RefineWMG-PT-100100-LTLFireability-07
FORMULA_NAME RefineWMG-PT-100100-LTLFireability-08
FORMULA_NAME RefineWMG-PT-100100-LTLFireability-09
FORMULA_NAME RefineWMG-PT-100100-LTLFireability-10
FORMULA_NAME RefineWMG-PT-100100-LTLFireability-11
FORMULA_NAME RefineWMG-PT-100100-LTLFireability-12
FORMULA_NAME RefineWMG-PT-100100-LTLFireability-13
FORMULA_NAME RefineWMG-PT-100100-LTLFireability-14
FORMULA_NAME RefineWMG-PT-100100-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717354473250
FORMULA RefineWMG-PT-100100-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-100100-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717354588362
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 6 RefineWMG-PT-100100-LTLFireability-02
[[35mlola[0m][I] time limit : 116 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 65 (type FNDP) for 51 RefineWMG-PT-100100-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 51 RefineWMG-PT-100100-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type FNDP) for RefineWMG-PT-100100-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 66 (type EQUN) for RefineWMG-PT-100100-LTLFireability-13 (obsolete)
[[35mlola[0m][I] LAUNCH task # 69 (type FNDP) for 16 RefineWMG-PT-100100-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 16 RefineWMG-PT-100100-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type FNDP) for RefineWMG-PT-100100-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 70 (type EQUN) for RefineWMG-PT-100100-LTLFireability-04 (obsolete)
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for RefineWMG-PT-100100-LTLFireability-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for RefineWMG-PT-100100-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for RefineWMG-PT-100100-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1933307
[[35mlola[0m][I] fired transitions : 7101994
[[35mlola[0m][I] time used : 4
[[35mlola[0m][I] memory pages used : 13
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 RefineWMG-PT-100100-LTLFireability-15
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for RefineWMG-PT-100100-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 103
[[35mlola[0m][I] fired transitions : 103
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 RefineWMG-PT-100100-LTLFireability-14
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for RefineWMG-PT-100100-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 103
[[35mlola[0m][I] fired transitions : 103
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 RefineWMG-PT-100100-LTLFireability-12
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for RefineWMG-PT-100100-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 103
[[35mlola[0m][I] fired transitions : 103
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 41 RefineWMG-PT-100100-LTLFireability-11
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for RefineWMG-PT-100100-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 103
[[35mlola[0m][I] fired transitions : 103
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 RefineWMG-PT-100100-LTLFireability-10
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for RefineWMG-PT-100100-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 RefineWMG-PT-100100-LTLFireability-09
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-100100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 1/399 3/2000 RefineWMG-PT-100100-LTLFireability-09 262066 m, 52413 m/sec, 328627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-100100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 6/399 17/2000 RefineWMG-PT-100100-LTLFireability-09 1516497 m, 250886 m/sec, 1902187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-100100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 11/399 30/2000 RefineWMG-PT-100100-LTLFireability-09 2733143 m, 243329 m/sec, 3428313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-100100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 16/399 43/2000 RefineWMG-PT-100100-LTLFireability-09 3907968 m, 234965 m/sec, 4902003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-100100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 21/399 56/2000 RefineWMG-PT-100100-LTLFireability-09 5107214 m, 239849 m/sec, 6406367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-100100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 26/399 70/2000 RefineWMG-PT-100100-LTLFireability-09 6350563 m, 248669 m/sec, 7965954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-100100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 31/399 83/2000 RefineWMG-PT-100100-LTLFireability-09 7532548 m, 236397 m/sec, 9448709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-100100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 36/399 95/2000 RefineWMG-PT-100100-LTLFireability-09 8692210 m, 231932 m/sec, 10903326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-100100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 41/399 108/2000 RefineWMG-PT-100100-LTLFireability-09 9889145 m, 239387 m/sec, 12404759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-100100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 46/399 122/2000 RefineWMG-PT-100100-LTLFireability-09 11083567 m, 238884 m/sec, 13903078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-100100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 51/399 134/2000 RefineWMG-PT-100100-LTLFireability-09 12232439 m, 229774 m/sec, 15344258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-100100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 56/399 147/2000 RefineWMG-PT-100100-LTLFireability-09 13435108 m, 240533 m/sec, 16852772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-100100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 61/399 161/2000 RefineWMG-PT-100100-LTLFireability-09 14654794 m, 243937 m/sec, 18382742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-100100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 66/399 174/2000 RefineWMG-PT-100100-LTLFireability-09 15834229 m, 235887 m/sec, 19862302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-100100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 71/399 187/2000 RefineWMG-PT-100100-LTLFireability-09 17032763 m, 239706 m/sec, 21365681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-100100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 76/399 200/2000 RefineWMG-PT-100100-LTLFireability-09 18253278 m, 244103 m/sec, 22896687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-100100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 81/399 214/2000 RefineWMG-PT-100100-LTLFireability-09 19473120 m, 243968 m/sec, 24426896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-100100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 86/399 226/2000 RefineWMG-PT-100100-LTLFireability-09 20643368 m, 234049 m/sec, 25894830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-100100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 91/399 239/2000 RefineWMG-PT-100100-LTLFireability-09 21795896 m, 230505 m/sec, 27340546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-100100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 96/399 251/2000 RefineWMG-PT-100100-LTLFireability-09 22972159 m, 235252 m/sec, 28815971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-100100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 101/399 264/2000 RefineWMG-PT-100100-LTLFireability-09 24122808 m, 230129 m/sec, 30259411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-100100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-100100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-100100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 106/399 276/2000 RefineWMG-PT-100100-LTLFireability-09 25251284 m, 225695 m/sec, 31674987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RefineWMG-PT-100100"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is RefineWMG-PT-100100, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662341200756"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RefineWMG-PT-100100.tgz
mv RefineWMG-PT-100100 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;