MCC'2024- Execution of r313-tall-171662341100740

About the Execution of LoLA for RefineWMG-PT-050050

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16208.619	134638.00	115702.00	716.40	[undef]	Cannot compute

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r313-tall-171662341100740.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is RefineWMG-PT-050050, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662341100740
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 516K
-rw-r--r-- 1 mcc users 7.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.2K May 19 07:14 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K May 19 16:23 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 07:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Apr 23 07:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.5K Apr 13 05:04 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 85K Apr 13 05:04 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.3K Apr 13 05:03 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 61K Apr 13 05:03 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:47 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:47 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 110K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RefineWMG-PT-050050-LTLFireability-00
FORMULA_NAME RefineWMG-PT-050050-LTLFireability-01
FORMULA_NAME RefineWMG-PT-050050-LTLFireability-02
FORMULA_NAME RefineWMG-PT-050050-LTLFireability-03
FORMULA_NAME RefineWMG-PT-050050-LTLFireability-04
FORMULA_NAME RefineWMG-PT-050050-LTLFireability-05
FORMULA_NAME RefineWMG-PT-050050-LTLFireability-06
FORMULA_NAME RefineWMG-PT-050050-LTLFireability-07
FORMULA_NAME RefineWMG-PT-050050-LTLFireability-08
FORMULA_NAME RefineWMG-PT-050050-LTLFireability-09
FORMULA_NAME RefineWMG-PT-050050-LTLFireability-10
FORMULA_NAME RefineWMG-PT-050050-LTLFireability-11
FORMULA_NAME RefineWMG-PT-050050-LTLFireability-12
FORMULA_NAME RefineWMG-PT-050050-LTLFireability-13
FORMULA_NAME RefineWMG-PT-050050-LTLFireability-14
FORMULA_NAME RefineWMG-PT-050050-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717354237209

BK_STOP 1717354371847

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 12 (type CNST) for 9 RefineWMG-PT-050050-LTLFireability-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 12 (type CNST) for RefineWMG-PT-050050-LTLFireability-03
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-06-02 18:50:37] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 RefineWMG-PT-050050-LTLFireability-01
[[35mlola[0m][I] time limit : 124 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for RefineWMG-PT-050050-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 56
[[35mlola[0m][I] fired transitions : 57
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 RefineWMG-PT-050050-LTLFireability-05
[[35mlola[0m][I] time limit : 128 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for RefineWMG-PT-050050-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 RefineWMG-PT-050050-LTLFireability-10
[[35mlola[0m][I] time limit : 144 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for RefineWMG-PT-050050-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 RefineWMG-PT-050050-LTLFireability-11
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for RefineWMG-PT-050050-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 RefineWMG-PT-050050-LTLFireability-02
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for RefineWMG-PT-050050-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 20 RefineWMG-PT-050050-LTLFireability-04
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for RefineWMG-PT-050050-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 36 RefineWMG-PT-050050-LTLFireability-08
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for RefineWMG-PT-050050-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 RefineWMG-PT-050050-LTLFireability-06
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-050050-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 5/327 13/2000 RefineWMG-PT-050050-LTLFireability-06 1863200 m, 372640 m/sec, 2813398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-050050-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 10/327 25/2000 RefineWMG-PT-050050-LTLFireability-06 3758572 m, 379074 m/sec, 5675382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-050050-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 15/327 37/2000 RefineWMG-PT-050050-LTLFireability-06 5678325 m, 383950 m/sec, 8574196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-050050-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 20/327 50/2000 RefineWMG-PT-050050-LTLFireability-06 7625504 m, 389435 m/sec, 11514446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-050050-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 25/327 63/2000 RefineWMG-PT-050050-LTLFireability-06 9611366 m, 397172 m/sec, 14513099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-050050-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 30/327 75/2000 RefineWMG-PT-050050-LTLFireability-06 11549889 m, 387704 m/sec, 17440263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-050050-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 35/327 88/2000 RefineWMG-PT-050050-LTLFireability-06 13469919 m, 384006 m/sec, 20339531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-050050-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 40/327 100/2000 RefineWMG-PT-050050-LTLFireability-06 15380257 m, 382067 m/sec, 23224142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-050050-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 45/327 113/2000 RefineWMG-PT-050050-LTLFireability-06 17298757 m, 383700 m/sec, 26121060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-050050-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 50/327 125/2000 RefineWMG-PT-050050-LTLFireability-06 19202972 m, 380843 m/sec, 28996400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-050050-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 55/327 137/2000 RefineWMG-PT-050050-LTLFireability-06 21120918 m, 383589 m/sec, 31892516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-050050-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 60/327 150/2000 RefineWMG-PT-050050-LTLFireability-06 23026246 m, 381065 m/sec, 34769547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-050050-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 65/327 162/2000 RefineWMG-PT-050050-LTLFireability-06 24916428 m, 378036 m/sec, 37623749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-050050-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 70/327 174/2000 RefineWMG-PT-050050-LTLFireability-06 26774786 m, 371671 m/sec, 40429900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-050050-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 75/327 186/2000 RefineWMG-PT-050050-LTLFireability-06 28646070 m, 374256 m/sec, 43255525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-050050-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 80/327 199/2000 RefineWMG-PT-050050-LTLFireability-06 30560991 m, 382984 m/sec, 46147038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-050050-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 85/327 211/2000 RefineWMG-PT-050050-LTLFireability-06 32468521 m, 381506 m/sec, 49027389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-050050-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 90/327 224/2000 RefineWMG-PT-050050-LTLFireability-06 34389794 m, 384254 m/sec, 51928516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-050050-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 95/327 236/2000 RefineWMG-PT-050050-LTLFireability-06 36321312 m, 386303 m/sec, 54845122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-050050-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 100/327 248/2000 RefineWMG-PT-050050-LTLFireability-06 38204301 m, 376597 m/sec, 57688464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-050050-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 105/327 260/2000 RefineWMG-PT-050050-LTLFireability-06 40067811 m, 372702 m/sec, 60502345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-050050-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 110/327 272/2000 RefineWMG-PT-050050-LTLFireability-06 41936423 m, 373722 m/sec, 63323941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-050050-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-050050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-050050-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 126/327 272/2000 RefineWMG-PT-050050-LTLFireability-06 41939324 m, 580 m/sec, 63328352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RefineWMG-PT-050050"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is RefineWMG-PT-050050, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662341100740"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RefineWMG-PT-050050.tgz
mv RefineWMG-PT-050050 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;