About the Execution of LoLA for RefineWMG-PT-025026
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16198.995 | 135953.00 | 138960.00 | 624.10 | F?????????F???FF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662341100732.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is RefineWMG-PT-025026, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662341100732
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 484K
-rw-r--r-- 1 mcc users 6.1K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 64K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Apr 23 07:47 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 23 07:47 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 07:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 13 05:02 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 133K Apr 13 05:02 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Apr 13 05:02 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 41K Apr 13 05:02 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:47 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:47 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 56K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RefineWMG-PT-025026-LTLFireability-00
FORMULA_NAME RefineWMG-PT-025026-LTLFireability-01
FORMULA_NAME RefineWMG-PT-025026-LTLFireability-02
FORMULA_NAME RefineWMG-PT-025026-LTLFireability-03
FORMULA_NAME RefineWMG-PT-025026-LTLFireability-04
FORMULA_NAME RefineWMG-PT-025026-LTLFireability-05
FORMULA_NAME RefineWMG-PT-025026-LTLFireability-06
FORMULA_NAME RefineWMG-PT-025026-LTLFireability-07
FORMULA_NAME RefineWMG-PT-025026-LTLFireability-08
FORMULA_NAME RefineWMG-PT-025026-LTLFireability-09
FORMULA_NAME RefineWMG-PT-025026-LTLFireability-10
FORMULA_NAME RefineWMG-PT-025026-LTLFireability-11
FORMULA_NAME RefineWMG-PT-025026-LTLFireability-12
FORMULA_NAME RefineWMG-PT-025026-LTLFireability-13
FORMULA_NAME RefineWMG-PT-025026-LTLFireability-14
FORMULA_NAME RefineWMG-PT-025026-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717354088307
FORMULA RefineWMG-PT-025026-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-025026-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-025026-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-025026-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717354224260
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 RefineWMG-PT-025026-LTLFireability-00
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 52 (type EQUN) for 33 RefineWMG-PT-025026-LTLFireability-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for RefineWMG-PT-025026-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 55
[[35mlola[0m][I] fired transitions : 55
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 RefineWMG-PT-025026-LTLFireability-15
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for RefineWMG-PT-025026-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 55
[[35mlola[0m][I] fired transitions : 55
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 RefineWMG-PT-025026-LTLFireability-14
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for RefineWMG-PT-025026-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 55
[[35mlola[0m][I] fired transitions : 55
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 RefineWMG-PT-025026-LTLFireability-10
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for RefineWMG-PT-025026-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 55
[[35mlola[0m][I] fired transitions : 55
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 RefineWMG-PT-025026-LTLFireability-09
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EQUN) for RefineWMG-PT-025026-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 5/300 17/2000 RefineWMG-PT-025026-LTLFireability-09 1973355 m, 394671 m/sec, 4894418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 10/300 33/2000 RefineWMG-PT-025026-LTLFireability-09 3907899 m, 386908 m/sec, 9693315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 15/300 50/2000 RefineWMG-PT-025026-LTLFireability-09 5860991 m, 390618 m/sec, 14538168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 20/300 66/2000 RefineWMG-PT-025026-LTLFireability-09 7848199 m, 397441 m/sec, 19467429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 25/300 83/2000 RefineWMG-PT-025026-LTLFireability-09 9838742 m, 398108 m/sec, 24405110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 30/300 100/2000 RefineWMG-PT-025026-LTLFireability-09 11807648 m, 393781 m/sec, 29289018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 35/300 116/2000 RefineWMG-PT-025026-LTLFireability-09 13791791 m, 396828 m/sec, 34210577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 40/300 133/2000 RefineWMG-PT-025026-LTLFireability-09 15759601 m, 393562 m/sec, 39091755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 45/300 149/2000 RefineWMG-PT-025026-LTLFireability-09 17748611 m, 397802 m/sec, 44025564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 50/300 166/2000 RefineWMG-PT-025026-LTLFireability-09 19774672 m, 405212 m/sec, 49051199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 55/300 183/2000 RefineWMG-PT-025026-LTLFireability-09 21747329 m, 394531 m/sec, 53944572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 60/300 199/2000 RefineWMG-PT-025026-LTLFireability-09 23689970 m, 388528 m/sec, 58763089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 65/300 215/2000 RefineWMG-PT-025026-LTLFireability-09 25611492 m, 384304 m/sec, 63529176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 70/300 232/2000 RefineWMG-PT-025026-LTLFireability-09 27534839 m, 384669 m/sec, 68300616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 75/300 248/2000 RefineWMG-PT-025026-LTLFireability-09 29429823 m, 378996 m/sec, 73000617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 80/300 263/2000 RefineWMG-PT-025026-LTLFireability-09 31329707 m, 379976 m/sec, 77713719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 85/300 280/2000 RefineWMG-PT-025026-LTLFireability-09 33254653 m, 384989 m/sec, 82488410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 90/300 296/2000 RefineWMG-PT-025026-LTLFireability-09 35177251 m, 384519 m/sec, 87257195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 95/300 312/2000 RefineWMG-PT-025026-LTLFireability-09 37075237 m, 379597 m/sec, 91965515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 100/300 327/2000 RefineWMG-PT-025026-LTLFireability-09 38934095 m, 371771 m/sec, 96576019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 105/300 343/2000 RefineWMG-PT-025026-LTLFireability-09 40846178 m, 382416 m/sec, 101319079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 110/300 359/2000 RefineWMG-PT-025026-LTLFireability-09 42749488 m, 380662 m/sec, 106040792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 115/300 375/2000 RefineWMG-PT-025026-LTLFireability-09 44677848 m, 385672 m/sec, 110824112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 120/300 392/2000 RefineWMG-PT-025026-LTLFireability-09 46632135 m, 390857 m/sec, 115671199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 125/300 408/2000 RefineWMG-PT-025026-LTLFireability-09 48579181 m, 389409 m/sec, 120500829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-025026-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-025026-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 130/300 424/2000 RefineWMG-PT-025026-LTLFireability-09 50481427 m, 380449 m/sec, 125219868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 410 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RefineWMG-PT-025026"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is RefineWMG-PT-025026, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662341100732"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RefineWMG-PT-025026.tgz
mv RefineWMG-PT-025026 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;