About the Execution of LoLA for RefineWMG-PT-007008
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16203.972 | 91834.00 | 94228.00 | 413.20 | FF??T?F?FFFF?FF? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662341000684.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is RefineWMG-PT-007008, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662341000684
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 468K
-rw-r--r-- 1 mcc users 6.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 75K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 23 07:47 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 23 07:47 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 07:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 23 07:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 13 04:42 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 142K Apr 13 04:42 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Apr 13 04:41 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 52K Apr 13 04:41 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:47 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:47 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 18K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RefineWMG-PT-007008-LTLFireability-00
FORMULA_NAME RefineWMG-PT-007008-LTLFireability-01
FORMULA_NAME RefineWMG-PT-007008-LTLFireability-02
FORMULA_NAME RefineWMG-PT-007008-LTLFireability-03
FORMULA_NAME RefineWMG-PT-007008-LTLFireability-04
FORMULA_NAME RefineWMG-PT-007008-LTLFireability-05
FORMULA_NAME RefineWMG-PT-007008-LTLFireability-06
FORMULA_NAME RefineWMG-PT-007008-LTLFireability-07
FORMULA_NAME RefineWMG-PT-007008-LTLFireability-08
FORMULA_NAME RefineWMG-PT-007008-LTLFireability-09
FORMULA_NAME RefineWMG-PT-007008-LTLFireability-10
FORMULA_NAME RefineWMG-PT-007008-LTLFireability-11
FORMULA_NAME RefineWMG-PT-007008-LTLFireability-12
FORMULA_NAME RefineWMG-PT-007008-LTLFireability-13
FORMULA_NAME RefineWMG-PT-007008-LTLFireability-14
FORMULA_NAME RefineWMG-PT-007008-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717353101230
FORMULA RefineWMG-PT-007008-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-007008-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-007008-LTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-007008-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-007008-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-007008-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-007008-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-007008-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-007008-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-007008-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717353193064
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 20 (type CNST) for 17 RefineWMG-PT-007008-LTLFireability-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 20 (type CNST) for RefineWMG-PT-007008-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 RefineWMG-PT-007008-LTLFireability-06
[[35mlola[0m][I] time limit : 109 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for RefineWMG-PT-007008-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 40 RefineWMG-PT-007008-LTLFireability-08
[[35mlola[0m][I] time limit : 120 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for RefineWMG-PT-007008-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 47
[[35mlola[0m][I] fired transitions : 80
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 3 (type EXCL) for 0 RefineWMG-PT-007008-LTLFireability-00
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 3 (type EXCL) for RefineWMG-PT-007008-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 RefineWMG-PT-007008-LTLFireability-04
[[35mlola[0m][I] time limit : 180 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for RefineWMG-PT-007008-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 17
[[35mlola[0m][I] fired transitions : 16
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type CNST) for 40 RefineWMG-PT-007008-LTLFireability-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 43 (type CNST) for RefineWMG-PT-007008-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 7 RefineWMG-PT-007008-LTLFireability-01
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 8 (type EXCL) for RefineWMG-PT-007008-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 71 (type EXCL) for 70 RefineWMG-PT-007008-LTLFireability-14
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 80 (type EQUN) for 73 RefineWMG-PT-007008-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 84 (type FNDP) for 51 RefineWMG-PT-007008-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 88 (type EQUN) for 51 RefineWMG-PT-007008-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 71 (type EXCL) for RefineWMG-PT-007008-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 68 (type EXCL) for 67 RefineWMG-PT-007008-LTLFireability-13
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 68 (type EXCL) for RefineWMG-PT-007008-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 RefineWMG-PT-007008-LTLFireability-11
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for RefineWMG-PT-007008-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 RefineWMG-PT-007008-LTLFireability-10
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 84 (type FNDP) for RefineWMG-PT-007008-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 88 (type EQUN) for RefineWMG-PT-007008-LTLFireability-09 (obsolete)
[[35mlola[0m][I] FINISHED task # 80 (type EQUN) for RefineWMG-PT-007008-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for RefineWMG-PT-007008-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1469
[[35mlola[0m][I] fired transitions : 2288
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 RefineWMG-PT-007008-LTLFireability-07
[[35mlola[0m][I] time limit : 450 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 88 (type EQUN) for RefineWMG-PT-007008-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for RefineWMG-PT-007008-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11351
[[35mlola[0m][I] fired transitions : 17723
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 27 RefineWMG-PT-007008-LTLFireability-05
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for RefineWMG-PT-007008-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 187
[[35mlola[0m][I] fired transitions : 452
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 27 RefineWMG-PT-007008-LTLFireability-05
[[35mlola[0m][I] time limit : 600 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for RefineWMG-PT-007008-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 15 (type EXCL) for 10 RefineWMG-PT-007008-LTLFireability-02
[[35mlola[0m][I] time limit : 720 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-007008-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 5/720 28/2000 RefineWMG-PT-007008-LTLFireability-02 4164462 m, 832892 m/sec, 6506424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-007008-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 10/720 55/2000 RefineWMG-PT-007008-LTLFireability-02 8347196 m, 836546 m/sec, 13042018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-007008-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 15/720 80/2000 RefineWMG-PT-007008-LTLFireability-02 12297652 m, 790091 m/sec, 19214609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-007008-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 20/720 106/2000 RefineWMG-PT-007008-LTLFireability-02 16241211 m, 788711 m/sec, 25376412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-007008-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 25/720 132/2000 RefineWMG-PT-007008-LTLFireability-02 20246627 m, 801083 m/sec, 31634873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-007008-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 30/720 159/2000 RefineWMG-PT-007008-LTLFireability-02 24381437 m, 826962 m/sec, 38095528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-007008-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 35/720 186/2000 RefineWMG-PT-007008-LTLFireability-02 28564308 m, 836574 m/sec, 44631280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-007008-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 40/720 211/2000 RefineWMG-PT-007008-LTLFireability-02 32520351 m, 791208 m/sec, 50812600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-007008-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 45/720 237/2000 RefineWMG-PT-007008-LTLFireability-02 36510265 m, 797982 m/sec, 57046836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-007008-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 50/720 265/2000 RefineWMG-PT-007008-LTLFireability-02 40801855 m, 858318 m/sec, 63752444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-007008-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 55/720 293/2000 RefineWMG-PT-007008-LTLFireability-02 45081176 m, 855864 m/sec, 70438911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-007008-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 60/720 320/2000 RefineWMG-PT-007008-LTLFireability-02 49211786 m, 826122 m/sec, 76893057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-007008-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 65/720 345/2000 RefineWMG-PT-007008-LTLFireability-02 53180055 m, 793653 m/sec, 83093477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-007008-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 70/720 371/2000 RefineWMG-PT-007008-LTLFireability-02 57160709 m, 796130 m/sec, 89313242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-007008-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 75/720 397/2000 RefineWMG-PT-007008-LTLFireability-02 61169478 m, 801753 m/sec, 95576952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-007008-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 80/720 423/2000 RefineWMG-PT-007008-LTLFireability-02 65097717 m, 785647 m/sec, 101714818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-007008-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 85/720 449/2000 RefineWMG-PT-007008-LTLFireability-02 69147296 m, 809915 m/sec, 108042280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-007008-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-007008-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-007008-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 90/720 476/2000 RefineWMG-PT-007008-LTLFireability-02 73379713 m, 846483 m/sec, 114655499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RefineWMG-PT-007008"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is RefineWMG-PT-007008, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662341000684"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RefineWMG-PT-007008.tgz
mv RefineWMG-PT-007008 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;