About the Execution of LoLA for RefineWMG-PT-005005
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16193.224 | 97002.00 | 97433.00 | 719.50 | ?F??FFF?FT??TFFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662341000660.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is RefineWMG-PT-005005, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662341000660
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 460K
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 70K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 36K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:47 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 23 07:47 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 07:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.9K Apr 13 04:59 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 108K Apr 13 04:59 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 13 04:58 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 94K Apr 13 04:58 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:47 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:47 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 14K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RefineWMG-PT-005005-LTLFireability-00
FORMULA_NAME RefineWMG-PT-005005-LTLFireability-01
FORMULA_NAME RefineWMG-PT-005005-LTLFireability-02
FORMULA_NAME RefineWMG-PT-005005-LTLFireability-03
FORMULA_NAME RefineWMG-PT-005005-LTLFireability-04
FORMULA_NAME RefineWMG-PT-005005-LTLFireability-05
FORMULA_NAME RefineWMG-PT-005005-LTLFireability-06
FORMULA_NAME RefineWMG-PT-005005-LTLFireability-07
FORMULA_NAME RefineWMG-PT-005005-LTLFireability-08
FORMULA_NAME RefineWMG-PT-005005-LTLFireability-09
FORMULA_NAME RefineWMG-PT-005005-LTLFireability-10
FORMULA_NAME RefineWMG-PT-005005-LTLFireability-11
FORMULA_NAME RefineWMG-PT-005005-LTLFireability-12
FORMULA_NAME RefineWMG-PT-005005-LTLFireability-13
FORMULA_NAME RefineWMG-PT-005005-LTLFireability-14
FORMULA_NAME RefineWMG-PT-005005-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717352062225
FORMULA RefineWMG-PT-005005-LTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-005005-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-005005-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-005005-LTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-005005-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-005005-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-005005-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-005005-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-005005-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-005005-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717352159227
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 36 (type CNST) for 33 RefineWMG-PT-005005-LTLFireability-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 36 (type CNST) for RefineWMG-PT-005005-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 RefineWMG-PT-005005-LTLFireability-12
[[35mlola[0m][I] time limit : 116 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for RefineWMG-PT-005005-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 71 (type EXCL) for 7 RefineWMG-PT-005005-LTLFireability-01
[[35mlola[0m][I] time limit : 150 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 69 (type FNDP) for 7 RefineWMG-PT-005005-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 7 RefineWMG-PT-005005-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 71 (type EXCL) for RefineWMG-PT-005005-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 69 (type FNDP) for RefineWMG-PT-005005-LTLFireability-01 (obsolete)
[[35mlola[0m][W] CANCELED task # 70 (type EQUN) for RefineWMG-PT-005005-LTLFireability-01 (obsolete)
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 26 RefineWMG-PT-005005-LTLFireability-06
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for RefineWMG-PT-005005-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 114
[[35mlola[0m][I] fired transitions : 255
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 77 (type EXCL) for 43 RefineWMG-PT-005005-LTLFireability-09
[[35mlola[0m][I] time limit : 200 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 80 (type EQUN) for 43 RefineWMG-PT-005005-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 77 (type EXCL) for RefineWMG-PT-005005-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 80 (type EQUN) for RefineWMG-PT-005005-LTLFireability-09 (obsolete)
[[35mlola[0m][I] LAUNCH task # 84 (type EXCL) for 61 RefineWMG-PT-005005-LTLFireability-15
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 89 (type EQUN) for 61 RefineWMG-PT-005005-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 82 (type FNDP) for 61 RefineWMG-PT-005005-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 83 (type EQUN) for 61 RefineWMG-PT-005005-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 84 (type EXCL) for RefineWMG-PT-005005-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 69 (type FNDP) for RefineWMG-PT-005005-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 82 (type FNDP) for RefineWMG-PT-005005-LTLFireability-15 (obsolete)
[[35mlola[0m][W] CANCELED task # 83 (type EQUN) for RefineWMG-PT-005005-LTLFireability-15 (obsolete)
[[35mlola[0m][W] CANCELED task # 89 (type EQUN) for RefineWMG-PT-005005-LTLFireability-15 (obsolete)
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 RefineWMG-PT-005005-LTLFireability-08
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for RefineWMG-PT-005005-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 RefineWMG-PT-005005-LTLFireability-13
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for RefineWMG-PT-005005-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 RefineWMG-PT-005005-LTLFireability-05
[[35mlola[0m][I] time limit : 360 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for RefineWMG-PT-005005-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 99
[[35mlola[0m][I] fired transitions : 116
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 RefineWMG-PT-005005-LTLFireability-14
[[35mlola[0m][I] time limit : 400 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for RefineWMG-PT-005005-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 21
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 RefineWMG-PT-005005-LTLFireability-04
[[35mlola[0m][I] time limit : 450 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 82 (type FNDP) for RefineWMG-PT-005005-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 21 (type EXCL) for RefineWMG-PT-005005-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 19
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 15 (type EXCL) for 14 RefineWMG-PT-005005-LTLFireability-02
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 80 (type EQUN) for RefineWMG-PT-005005-LTLFireability-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for RefineWMG-PT-005005-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 83 (type EQUN) for RefineWMG-PT-005005-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 89 (type EQUN) for RefineWMG-PT-005005-LTLFireability-15
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-15: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-07: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 5/514 30/2000 RefineWMG-PT-005005-LTLFireability-02 4600837 m, 920167 m/sec, 7643047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-15: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-07: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 10/514 59/2000 RefineWMG-PT-005005-LTLFireability-02 9060994 m, 892031 m/sec, 15199445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-15: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-07: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 15/514 89/2000 RefineWMG-PT-005005-LTLFireability-02 13569771 m, 901755 m/sec, 22577403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-15: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-07: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 20/514 117/2000 RefineWMG-PT-005005-LTLFireability-02 17986927 m, 883431 m/sec, 29823378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-15: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-07: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 25/514 146/2000 RefineWMG-PT-005005-LTLFireability-02 22366197 m, 875854 m/sec, 37103323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-15: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-07: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 30/514 173/2000 RefineWMG-PT-005005-LTLFireability-02 26640672 m, 854895 m/sec, 44250203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-15: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-07: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 35/514 202/2000 RefineWMG-PT-005005-LTLFireability-02 30995793 m, 871024 m/sec, 51443622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-15: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-07: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 40/514 229/2000 RefineWMG-PT-005005-LTLFireability-02 35219307 m, 844702 m/sec, 58576388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-15: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-07: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 45/514 257/2000 RefineWMG-PT-005005-LTLFireability-02 39491516 m, 854441 m/sec, 65617427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-15: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-07: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 50/514 284/2000 RefineWMG-PT-005005-LTLFireability-02 43777219 m, 857140 m/sec, 72646351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-15: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-07: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 55/514 312/2000 RefineWMG-PT-005005-LTLFireability-02 47986576 m, 841871 m/sec, 79741315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-15: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-07: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 60/514 339/2000 RefineWMG-PT-005005-LTLFireability-02 52157131 m, 834111 m/sec, 86761696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-15: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-07: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 65/514 366/2000 RefineWMG-PT-005005-LTLFireability-02 56359366 m, 840447 m/sec, 93777245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-15: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-07: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 70/514 393/2000 RefineWMG-PT-005005-LTLFireability-02 60454971 m, 819121 m/sec, 100863494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-15: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-07: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 75/514 420/2000 RefineWMG-PT-005005-LTLFireability-02 64644283 m, 837862 m/sec, 107794139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-15: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-07: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 80/514 446/2000 RefineWMG-PT-005005-LTLFireability-02 68764775 m, 824098 m/sec, 114691399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-15: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-07: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 85/514 474/2000 RefineWMG-PT-005005-LTLFireability-02 72943683 m, 835781 m/sec, 121580791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-LTLFireability-15: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-07: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 90/514 500/2000 RefineWMG-PT-005005-LTLFireability-02 76970333 m, 805330 m/sec, 128600348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 398 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RefineWMG-PT-005005"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is RefineWMG-PT-005005, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662341000660"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RefineWMG-PT-005005.tgz
mv RefineWMG-PT-005005 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;