About the Execution of LoLA for RefineWMG-PT-005005
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16206.924 | 303588.00 | 298384.00 | 2070.30 | ?????????????FF? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662340900658.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is RefineWMG-PT-005005, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662340900658
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 460K
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 70K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 36K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:47 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 23 07:47 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 07:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.9K Apr 13 04:59 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 108K Apr 13 04:59 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 13 04:58 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 94K Apr 13 04:58 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:47 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:47 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 14K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RefineWMG-PT-005005-CTLFireability-2024-00
FORMULA_NAME RefineWMG-PT-005005-CTLFireability-2024-01
FORMULA_NAME RefineWMG-PT-005005-CTLFireability-2024-02
FORMULA_NAME RefineWMG-PT-005005-CTLFireability-2024-03
FORMULA_NAME RefineWMG-PT-005005-CTLFireability-2024-04
FORMULA_NAME RefineWMG-PT-005005-CTLFireability-2024-05
FORMULA_NAME RefineWMG-PT-005005-CTLFireability-2024-06
FORMULA_NAME RefineWMG-PT-005005-CTLFireability-2024-07
FORMULA_NAME RefineWMG-PT-005005-CTLFireability-2024-08
FORMULA_NAME RefineWMG-PT-005005-CTLFireability-2024-09
FORMULA_NAME RefineWMG-PT-005005-CTLFireability-2024-10
FORMULA_NAME RefineWMG-PT-005005-CTLFireability-2024-11
FORMULA_NAME RefineWMG-PT-005005-CTLFireability-2023-12
FORMULA_NAME RefineWMG-PT-005005-CTLFireability-2023-13
FORMULA_NAME RefineWMG-PT-005005-CTLFireability-2023-14
FORMULA_NAME RefineWMG-PT-005005-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717351916220
FORMULA RefineWMG-PT-005005-CTLFireability-2023-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-005005-CTLFireability-2023-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717352219808
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 RefineWMG-PT-005005-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 128 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for RefineWMG-PT-005005-CTLFireability-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 5 (type EXCL) for 0 RefineWMG-PT-005005-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 5 (type EXCL) for RefineWMG-PT-005005-CTLFireability-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 RefineWMG-PT-005005-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 180 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 45 RefineWMG-PT-005005-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 45 RefineWMG-PT-005005-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 80 (type EQUN) for 32 RefineWMG-PT-005005-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for RefineWMG-PT-005005-CTLFireability-2024-11
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 75 (type FNDP) for 51 RefineWMG-PT-005005-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for RefineWMG-PT-005005-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 87 (type EQUN) for 48 RefineWMG-PT-005005-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 75 (type FNDP) for RefineWMG-PT-005005-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 83 (type EQUN) for 32 RefineWMG-PT-005005-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 80 (type EQUN) for RefineWMG-PT-005005-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 87 (type EQUN) for RefineWMG-PT-005005-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 83 (type EQUN) for RefineWMG-PT-005005-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for RefineWMG-PT-005005-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 262620
[[35mlola[0m][I] fired transitions : 2342282
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 RefineWMG-PT-005005-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for RefineWMG-PT-005005-CTLFireability-2023-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 32 RefineWMG-PT-005005-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for RefineWMG-PT-005005-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 25 RefineWMG-PT-005005-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for RefineWMG-PT-005005-CTLFireability-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 138905
[[35mlola[0m][I] fired transitions : 358431
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 RefineWMG-PT-005005-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 4/327 9/2000 RefineWMG-PT-005005-CTLFireability-2024-06 2053958 m, 410791 m/sec, 3821867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 9/327 19/2000 RefineWMG-PT-005005-CTLFireability-2024-06 4533915 m, 495991 m/sec, 8902513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 14/327 30/2000 RefineWMG-PT-005005-CTLFireability-2024-06 7181469 m, 529510 m/sec, 13960892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 19/327 40/2000 RefineWMG-PT-005005-CTLFireability-2024-06 9799817 m, 523669 m/sec, 19271205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 24/327 50/2000 RefineWMG-PT-005005-CTLFireability-2024-06 12236736 m, 487383 m/sec, 24348270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 29/327 60/2000 RefineWMG-PT-005005-CTLFireability-2024-06 14639795 m, 480611 m/sec, 29537863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 34/327 71/2000 RefineWMG-PT-005005-CTLFireability-2024-06 17270377 m, 526116 m/sec, 34757353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 39/327 81/2000 RefineWMG-PT-005005-CTLFireability-2024-06 19848934 m, 515711 m/sec, 39638012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 44/327 91/2000 RefineWMG-PT-005005-CTLFireability-2024-06 22223940 m, 475001 m/sec, 44468878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 49/327 100/2000 RefineWMG-PT-005005-CTLFireability-2024-06 24543084 m, 463828 m/sec, 49444500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 54/327 110/2000 RefineWMG-PT-005005-CTLFireability-2024-06 26976134 m, 486610 m/sec, 54332777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 59/327 120/2000 RefineWMG-PT-005005-CTLFireability-2024-06 29388176 m, 482408 m/sec, 59383454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 64/327 130/2000 RefineWMG-PT-005005-CTLFireability-2024-06 32009163 m, 524197 m/sec, 64544489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 69/327 140/2000 RefineWMG-PT-005005-CTLFireability-2024-06 34353419 m, 468851 m/sec, 69425971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 74/327 150/2000 RefineWMG-PT-005005-CTLFireability-2024-06 36821077 m, 493531 m/sec, 74416388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 79/327 160/2000 RefineWMG-PT-005005-CTLFireability-2024-06 39350822 m, 505949 m/sec, 79521765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 84/327 170/2000 RefineWMG-PT-005005-CTLFireability-2024-06 41831169 m, 496069 m/sec, 84669442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 89/327 179/2000 RefineWMG-PT-005005-CTLFireability-2024-06 44115442 m, 456854 m/sec, 89623850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 94/327 189/2000 RefineWMG-PT-005005-CTLFireability-2024-06 46589409 m, 494793 m/sec, 94573287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 99/327 199/2000 RefineWMG-PT-005005-CTLFireability-2024-06 49012664 m, 484651 m/sec, 99512883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 104/327 208/2000 RefineWMG-PT-005005-CTLFireability-2024-06 51191343 m, 435735 m/sec, 104212238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 109/327 218/2000 RefineWMG-PT-005005-CTLFireability-2024-06 53747293 m, 511190 m/sec, 108991419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 114/327 228/2000 RefineWMG-PT-005005-CTLFireability-2024-06 56096253 m, 469792 m/sec, 113862537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 119/327 239/2000 RefineWMG-PT-005005-CTLFireability-2024-06 58807469 m, 542243 m/sec, 118634665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 124/327 249/2000 RefineWMG-PT-005005-CTLFireability-2024-06 61437555 m, 526017 m/sec, 123701576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 129/327 259/2000 RefineWMG-PT-005005-CTLFireability-2024-06 63937900 m, 500069 m/sec, 128480487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 134/327 270/2000 RefineWMG-PT-005005-CTLFireability-2024-06 66569707 m, 526361 m/sec, 133507973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 139/327 280/2000 RefineWMG-PT-005005-CTLFireability-2024-06 68969879 m, 480034 m/sec, 138458209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 144/327 289/2000 RefineWMG-PT-005005-CTLFireability-2024-06 71382623 m, 482548 m/sec, 143230401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 149/327 299/2000 RefineWMG-PT-005005-CTLFireability-2024-06 73824391 m, 488353 m/sec, 148141273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 154/327 310/2000 RefineWMG-PT-005005-CTLFireability-2024-06 76362211 m, 507564 m/sec, 153134309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 159/327 318/2000 RefineWMG-PT-005005-CTLFireability-2024-06 78541277 m, 435813 m/sec, 158095970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 164/327 329/2000 RefineWMG-PT-005005-CTLFireability-2024-06 81128681 m, 517480 m/sec, 163048826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 169/327 339/2000 RefineWMG-PT-005005-CTLFireability-2024-06 83672630 m, 508789 m/sec, 168136019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 174/327 349/2000 RefineWMG-PT-005005-CTLFireability-2024-06 85983170 m, 462108 m/sec, 172957582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 179/327 358/2000 RefineWMG-PT-005005-CTLFireability-2024-06 88319902 m, 467346 m/sec, 178098410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 184/327 367/2000 RefineWMG-PT-005005-CTLFireability-2024-06 90667188 m, 469457 m/sec, 183019937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 189/327 378/2000 RefineWMG-PT-005005-CTLFireability-2024-06 93169905 m, 500543 m/sec, 188005835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 194/327 387/2000 RefineWMG-PT-005005-CTLFireability-2024-06 95430150 m, 452049 m/sec, 193190266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 199/327 398/2000 RefineWMG-PT-005005-CTLFireability-2024-06 98275413 m, 569052 m/sec, 198172745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 204/327 407/2000 RefineWMG-PT-005005-CTLFireability-2024-06 100449537 m, 434824 m/sec, 203098947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 209/327 417/2000 RefineWMG-PT-005005-CTLFireability-2024-06 102982202 m, 506533 m/sec, 208074542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 214/327 427/2000 RefineWMG-PT-005005-CTLFireability-2024-06 105364059 m, 476371 m/sec, 213041691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 219/327 437/2000 RefineWMG-PT-005005-CTLFireability-2024-06 107767600 m, 480708 m/sec, 217918604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 224/327 446/2000 RefineWMG-PT-005005-CTLFireability-2024-06 110209641 m, 488408 m/sec, 223071323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 229/327 455/2000 RefineWMG-PT-005005-CTLFireability-2024-06 112333648 m, 424801 m/sec, 228101191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 234/327 465/2000 RefineWMG-PT-005005-CTLFireability-2024-06 114880112 m, 509292 m/sec, 233051832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 239/327 475/2000 RefineWMG-PT-005005-CTLFireability-2024-06 117375919 m, 499161 m/sec, 238117601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 244/327 485/2000 RefineWMG-PT-005005-CTLFireability-2024-06 119643660 m, 453548 m/sec, 243139388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 249/327 495/2000 RefineWMG-PT-005005-CTLFireability-2024-06 122236568 m, 518581 m/sec, 248050808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 254/327 505/2000 RefineWMG-PT-005005-CTLFireability-2024-06 124613007 m, 475287 m/sec, 253139483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 259/327 515/2000 RefineWMG-PT-005005-CTLFireability-2024-06 127125742 m, 502547 m/sec, 257980167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 264/327 525/2000 RefineWMG-PT-005005-CTLFireability-2024-06 129510378 m, 476927 m/sec, 263256116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 269/327 534/2000 RefineWMG-PT-005005-CTLFireability-2024-06 131791795 m, 456283 m/sec, 268145110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 534
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 274/327 544/2000 RefineWMG-PT-005005-CTLFireability-2024-06 134255921 m, 492825 m/sec, 272999637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 279/327 555/2000 RefineWMG-PT-005005-CTLFireability-2024-06 136989372 m, 546690 m/sec, 278113757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 555
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 284/327 564/2000 RefineWMG-PT-005005-CTLFireability-2024-06 139373964 m, 476918 m/sec, 283010007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 295/327 570/2000 RefineWMG-PT-005005-CTLFireability-2024-06 140687618 m, 262730 m/sec, 286073674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRefineWMG-PT-005005-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2024-07: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mRefineWMG-PT-005005-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-00: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-08: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-09: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RefineWMG-PT-005005-CTLFireability-2023-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 301/327 570/2000 RefineWMG-PT-005005-CTLFireability-2024-06 140716758 m, 5828 m/sec, 286129002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 410 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RefineWMG-PT-005005"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is RefineWMG-PT-005005, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662340900658"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RefineWMG-PT-005005.tgz
mv RefineWMG-PT-005005 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;