About the Execution of LoLA for Referendum-PT-0050
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16205.008 | 1093321.00 | 1200779.00 | 3742.20 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662340800602.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Referendum-PT-0050, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662340800602
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.0M
-rw-r--r-- 1 mcc users 48K Apr 11 16:32 CTLCardinality.txt
-rw-r--r-- 1 mcc users 270K Apr 11 16:32 CTLCardinality.xml
-rw-r--r-- 1 mcc users 29K Apr 11 16:27 CTLFireability.txt
-rw-r--r-- 1 mcc users 226K Apr 11 16:27 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 24K Apr 23 07:46 LTLCardinality.txt
-rw-r--r-- 1 mcc users 89K Apr 23 07:46 LTLCardinality.xml
-rw-r--r-- 1 mcc users 9.9K Apr 23 07:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 62K Apr 23 07:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 82K Apr 11 16:43 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 435K Apr 11 16:43 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 64K Apr 11 16:37 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 506K Apr 11 16:37 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 5.8K Apr 23 07:47 UpperBounds.txt
-rw-r--r-- 1 mcc users 14K Apr 23 07:47 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 57K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Referendum-PT-0050-CTLFireability-2024-00
FORMULA_NAME Referendum-PT-0050-CTLFireability-2024-01
FORMULA_NAME Referendum-PT-0050-CTLFireability-2024-02
FORMULA_NAME Referendum-PT-0050-CTLFireability-2024-03
FORMULA_NAME Referendum-PT-0050-CTLFireability-2024-04
FORMULA_NAME Referendum-PT-0050-CTLFireability-2024-05
FORMULA_NAME Referendum-PT-0050-CTLFireability-2024-06
FORMULA_NAME Referendum-PT-0050-CTLFireability-2024-07
FORMULA_NAME Referendum-PT-0050-CTLFireability-2024-08
FORMULA_NAME Referendum-PT-0050-CTLFireability-2024-09
FORMULA_NAME Referendum-PT-0050-CTLFireability-2024-10
FORMULA_NAME Referendum-PT-0050-CTLFireability-2024-11
FORMULA_NAME Referendum-PT-0050-CTLFireability-2024-12
FORMULA_NAME Referendum-PT-0050-CTLFireability-2024-13
FORMULA_NAME Referendum-PT-0050-CTLFireability-2024-14
FORMULA_NAME Referendum-PT-0050-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717344896280
BK_STOP 1717345989601
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 52 (type SKEL/SRCH) for 12 Referendum-PT-0050-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 52 (type SKEL/SRCH) for Referendum-PT-0050-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 Referendum-PT-0050-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 144 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type EQUN) for 19 Referendum-PT-0050-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 25 Referendum-PT-0050-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 25 Referendum-PT-0050-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for Referendum-PT-0050-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 28 Referendum-PT-0050-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for Referendum-PT-0050-CTLFireability-2024-07
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 28 Referendum-PT-0050-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for Referendum-PT-0050-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for Referendum-PT-0050-CTLFireability-2024-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-05: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 5/211 4/2000 Referendum-PT-0050-CTLFireability-2024-02 938998 m, 187799 m/sec, 9192960 t fired, .
[[35mlola[0m][.] 57 EF STEQ 5/3600 0/5 Referendum-PT-0050-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-05: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 10/211 8/2000 Referendum-PT-0050-CTLFireability-2024-02 1773442 m, 166888 m/sec, 18126941 t fired, .
[[35mlola[0m][.] 57 EF STEQ 10/3600 0/5 Referendum-PT-0050-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-05: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 15/211 11/2000 Referendum-PT-0050-CTLFireability-2024-02 2523793 m, 150070 m/sec, 26367151 t fired, .
[[35mlola[0m][.] 57 EF STEQ 15/3600 0/5 Referendum-PT-0050-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-05: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 20/211 14/2000 Referendum-PT-0050-CTLFireability-2024-02 3203095 m, 135860 m/sec, 34115466 t fired, .
[[35mlola[0m][.] 57 EF STEQ 20/3600 0/5 Referendum-PT-0050-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-05: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 25/211 17/2000 Referendum-PT-0050-CTLFireability-2024-02 3890946 m, 137570 m/sec, 42172255 t fired, .
[[35mlola[0m][.] 57 EF STEQ 25/3600 0/5 Referendum-PT-0050-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-05: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 30/211 20/2000 Referendum-PT-0050-CTLFireability-2024-02 4570968 m, 136004 m/sec, 49935588 t fired, .
[[35mlola[0m][.] 57 EF STEQ 30/3600 0/5 Referendum-PT-0050-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-05: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 35/211 22/2000 Referendum-PT-0050-CTLFireability-2024-02 5222760 m, 130358 m/sec, 57388941 t fired, .
[[35mlola[0m][.] 57 EF STEQ 35/3600 0/5 Referendum-PT-0050-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-05: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 40/211 25/2000 Referendum-PT-0050-CTLFireability-2024-02 5876505 m, 130749 m/sec, 64925376 t fired, .
[[35mlola[0m][.] 57 EF STEQ 40/3600 0/5 Referendum-PT-0050-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-05: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 45/211 28/2000 Referendum-PT-0050-CTLFireability-2024-02 6500616 m, 124822 m/sec, 72485117 t fired, .
[[35mlola[0m][.] 57 EF STEQ 45/3600 0/5 Referendum-PT-0050-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-05: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 50/211 30/2000 Referendum-PT-0050-CTLFireability-2024-02 7132845 m, 126445 m/sec, 80072707 t fired, .
[[35mlola[0m][.] 57 EF STEQ 50/3600 0/5 Referendum-PT-0050-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-05: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 55/211 33/2000 Referendum-PT-0050-CTLFireability-2024-02 7741302 m, 121691 m/sec, 87713419 t fired, .
[[35mlola[0m][.] 57 EF STEQ 55/3600 0/5 Referendum-PT-0050-CTLFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 57 (type EQUN) for Referendum-PT-0050-CTLFireability-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 60/225 36/2000 Referendum-PT-0050-CTLFireability-2024-02 8344951 m, 120729 m/sec, 95791877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 65/225 39/2000 Referendum-PT-0050-CTLFireability-2024-02 9059141 m, 142838 m/sec, 103499159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 70/225 41/2000 Referendum-PT-0050-CTLFireability-2024-02 9719863 m, 132144 m/sec, 111091904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 75/225 44/2000 Referendum-PT-0050-CTLFireability-2024-02 10346319 m, 125291 m/sec, 118694638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 80/225 47/2000 Referendum-PT-0050-CTLFireability-2024-02 10993240 m, 129384 m/sec, 126379073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 85/225 49/2000 Referendum-PT-0050-CTLFireability-2024-02 11615552 m, 124462 m/sec, 134060430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 90/225 52/2000 Referendum-PT-0050-CTLFireability-2024-02 12226125 m, 122114 m/sec, 141813564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 95/225 54/2000 Referendum-PT-0050-CTLFireability-2024-02 12835349 m, 121844 m/sec, 149552261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 100/225 57/2000 Referendum-PT-0050-CTLFireability-2024-02 13480718 m, 129073 m/sec, 157336860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 105/225 60/2000 Referendum-PT-0050-CTLFireability-2024-02 14118411 m, 127538 m/sec, 165392343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 110/225 62/2000 Referendum-PT-0050-CTLFireability-2024-02 14710057 m, 118329 m/sec, 173324160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 115/225 65/2000 Referendum-PT-0050-CTLFireability-2024-02 15340577 m, 126104 m/sec, 181263416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 120/225 67/2000 Referendum-PT-0050-CTLFireability-2024-02 15932768 m, 118438 m/sec, 189229167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 125/225 70/2000 Referendum-PT-0050-CTLFireability-2024-02 16478558 m, 109158 m/sec, 196825514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 130/225 72/2000 Referendum-PT-0050-CTLFireability-2024-02 17065059 m, 117300 m/sec, 204183078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 135/225 75/2000 Referendum-PT-0050-CTLFireability-2024-02 17699867 m, 126961 m/sec, 211273687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 140/225 77/2000 Referendum-PT-0050-CTLFireability-2024-02 18326271 m, 125280 m/sec, 218558820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 145/225 80/2000 Referendum-PT-0050-CTLFireability-2024-02 18915905 m, 117926 m/sec, 225837572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 150/225 83/2000 Referendum-PT-0050-CTLFireability-2024-02 19557463 m, 128311 m/sec, 233291383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 155/225 85/2000 Referendum-PT-0050-CTLFireability-2024-02 20147286 m, 117964 m/sec, 240659112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 160/225 87/2000 Referendum-PT-0050-CTLFireability-2024-02 20713307 m, 113204 m/sec, 248030689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 165/225 90/2000 Referendum-PT-0050-CTLFireability-2024-02 21321281 m, 121594 m/sec, 255505526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 170/225 93/2000 Referendum-PT-0050-CTLFireability-2024-02 21926885 m, 121120 m/sec, 262941931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 175/225 95/2000 Referendum-PT-0050-CTLFireability-2024-02 22517088 m, 118040 m/sec, 270390395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 180/225 97/2000 Referendum-PT-0050-CTLFireability-2024-02 23065117 m, 109605 m/sec, 277810991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 185/225 100/2000 Referendum-PT-0050-CTLFireability-2024-02 23670455 m, 121067 m/sec, 285351051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 190/225 102/2000 Referendum-PT-0050-CTLFireability-2024-02 24222461 m, 110401 m/sec, 292784182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 195/225 104/2000 Referendum-PT-0050-CTLFireability-2024-02 24758435 m, 107194 m/sec, 300135085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 200/225 107/2000 Referendum-PT-0050-CTLFireability-2024-02 25273776 m, 103068 m/sec, 307283958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 205/225 109/2000 Referendum-PT-0050-CTLFireability-2024-02 25903200 m, 125884 m/sec, 314704477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 210/225 112/2000 Referendum-PT-0050-CTLFireability-2024-02 26498494 m, 119058 m/sec, 322154047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 215/225 114/2000 Referendum-PT-0050-CTLFireability-2024-02 27065803 m, 113461 m/sec, 329570730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 220/225 116/2000 Referendum-PT-0050-CTLFireability-2024-02 27621316 m, 111102 m/sec, 336709252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 225/225 119/2000 Referendum-PT-0050-CTLFireability-2024-02 28162582 m, 108253 m/sec, 343859353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 7 (type EXCL) for Referendum-PT-0050-CTLFireability-2024-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 Referendum-PT-0050-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 Referendum-PT-0050-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 3370 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for Referendum-PT-0050-CTLFireability-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 296
[[35mlola[0m][I] fired transitions : 321
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 5/224 5/5 Referendum-PT-0050-CTLFireability-2024-02 1012042 m, -5430108 m/sec, 10026200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 7 (type EXCL) for Referendum-PT-0050-CTLFireability-2024-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 Referendum-PT-0050-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 5/240 4/2000 Referendum-PT-0050-CTLFireability-2024-13 759955 m, 151991 m/sec, 9838714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 10/240 6/2000 Referendum-PT-0050-CTLFireability-2024-13 1409005 m, 129810 m/sec, 18920565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 15/240 9/2000 Referendum-PT-0050-CTLFireability-2024-13 2008977 m, 119994 m/sec, 27788437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 20/240 11/2000 Referendum-PT-0050-CTLFireability-2024-13 2603906 m, 118985 m/sec, 36287368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 25/240 14/2000 Referendum-PT-0050-CTLFireability-2024-13 3165199 m, 112258 m/sec, 44704294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 30/240 16/2000 Referendum-PT-0050-CTLFireability-2024-13 3733009 m, 113562 m/sec, 53215378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 35/240 18/2000 Referendum-PT-0050-CTLFireability-2024-13 4271366 m, 107671 m/sec, 61677310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 40/240 21/2000 Referendum-PT-0050-CTLFireability-2024-13 4845359 m, 114798 m/sec, 69801699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 45/240 23/2000 Referendum-PT-0050-CTLFireability-2024-13 5387187 m, 108365 m/sec, 77924750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 50/240 25/2000 Referendum-PT-0050-CTLFireability-2024-13 5920672 m, 106697 m/sec, 86064369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 55/240 28/2000 Referendum-PT-0050-CTLFireability-2024-13 6437550 m, 103375 m/sec, 94202378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 60/240 30/2000 Referendum-PT-0050-CTLFireability-2024-13 6970939 m, 106677 m/sec, 102344588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 65/240 32/2000 Referendum-PT-0050-CTLFireability-2024-13 7493967 m, 104605 m/sec, 110712467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 70/240 34/2000 Referendum-PT-0050-CTLFireability-2024-13 8018874 m, 104981 m/sec, 119260322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 75/240 36/2000 Referendum-PT-0050-CTLFireability-2024-13 8544127 m, 105050 m/sec, 127740327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 80/240 39/2000 Referendum-PT-0050-CTLFireability-2024-13 9111788 m, 113532 m/sec, 135865121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 85/240 41/2000 Referendum-PT-0050-CTLFireability-2024-13 9653795 m, 108401 m/sec, 143993408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 90/240 43/2000 Referendum-PT-0050-CTLFireability-2024-13 10176330 m, 104507 m/sec, 152040410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 95/240 45/2000 Referendum-PT-0050-CTLFireability-2024-13 10691026 m, 102939 m/sec, 160083401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 100/240 48/2000 Referendum-PT-0050-CTLFireability-2024-13 11218338 m, 105462 m/sec, 168192053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 105/240 50/2000 Referendum-PT-0050-CTLFireability-2024-13 11728854 m, 102103 m/sec, 176357074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 110/240 52/2000 Referendum-PT-0050-CTLFireability-2024-13 12226977 m, 99624 m/sec, 184497216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 115/240 54/2000 Referendum-PT-0050-CTLFireability-2024-13 12718966 m, 98397 m/sec, 192631152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 120/240 56/2000 Referendum-PT-0050-CTLFireability-2024-13 13259463 m, 108099 m/sec, 200864308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 125/240 58/2000 Referendum-PT-0050-CTLFireability-2024-13 13765883 m, 101284 m/sec, 208987269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 130/240 60/2000 Referendum-PT-0050-CTLFireability-2024-13 14269478 m, 100719 m/sec, 217149528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 135/240 62/2000 Referendum-PT-0050-CTLFireability-2024-13 14749708 m, 96046 m/sec, 225287634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 140/240 65/2000 Referendum-PT-0050-CTLFireability-2024-13 15260878 m, 102234 m/sec, 233528472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 145/240 67/2000 Referendum-PT-0050-CTLFireability-2024-13 15735941 m, 95012 m/sec, 241703201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 150/240 69/2000 Referendum-PT-0050-CTLFireability-2024-13 16227466 m, 98305 m/sec, 249991479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 155/240 71/2000 Referendum-PT-0050-CTLFireability-2024-13 16687953 m, 92097 m/sec, 258177846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 160/240 73/2000 Referendum-PT-0050-CTLFireability-2024-13 17225502 m, 107509 m/sec, 266088523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 165/240 75/2000 Referendum-PT-0050-CTLFireability-2024-13 17748235 m, 104546 m/sec, 273844943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 170/240 77/2000 Referendum-PT-0050-CTLFireability-2024-13 18263512 m, 103055 m/sec, 281569994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 175/240 79/2000 Referendum-PT-0050-CTLFireability-2024-13 18744661 m, 96229 m/sec, 289164813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 180/240 81/2000 Referendum-PT-0050-CTLFireability-2024-13 19255122 m, 102092 m/sec, 296941685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 185/240 83/2000 Referendum-PT-0050-CTLFireability-2024-13 19752936 m, 99562 m/sec, 304741924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 190/240 85/2000 Referendum-PT-0050-CTLFireability-2024-13 20239113 m, 97235 m/sec, 312521572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 195/240 87/2000 Referendum-PT-0050-CTLFireability-2024-13 20704980 m, 93173 m/sec, 320249414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 200/240 89/2000 Referendum-PT-0050-CTLFireability-2024-13 21190559 m, 97115 m/sec, 328056761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 205/240 92/2000 Referendum-PT-0050-CTLFireability-2024-13 21701184 m, 102125 m/sec, 335920881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 210/240 94/2000 Referendum-PT-0050-CTLFireability-2024-13 22190593 m, 97881 m/sec, 343754411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 215/240 96/2000 Referendum-PT-0050-CTLFireability-2024-13 22669647 m, 95810 m/sec, 351562237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 220/240 98/2000 Referendum-PT-0050-CTLFireability-2024-13 23125831 m, 91236 m/sec, 359318074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 225/240 100/2000 Referendum-PT-0050-CTLFireability-2024-13 23611232 m, 97080 m/sec, 367152926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 230/240 102/2000 Referendum-PT-0050-CTLFireability-2024-13 24072389 m, 92231 m/sec, 374933560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 235/240 104/2000 Referendum-PT-0050-CTLFireability-2024-13 24536424 m, 92807 m/sec, 382775328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 240/240 105/2000 Referendum-PT-0050-CTLFireability-2024-13 24976015 m, 87918 m/sec, 390555951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 44 (type EXCL) for Referendum-PT-0050-CTLFireability-2024-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 Referendum-PT-0050-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 Referendum-PT-0050-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 3115 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 5/239 6/2000 Referendum-PT-0050-CTLFireability-2024-12 1424688 m, 284937 m/sec, 8657774 t fired, .
[[35mlola[0m][.] 44 CTL EXCL 5/3115 4/5 Referendum-PT-0050-CTLFireability-2024-13 723058 m, -4850591 m/sec, 9316539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 44 (type EXCL) for Referendum-PT-0050-CTLFireability-2024-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 10/239 11/2000 Referendum-PT-0050-CTLFireability-2024-12 2597041 m, 234470 m/sec, 16546654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 15/239 16/2000 Referendum-PT-0050-CTLFireability-2024-12 3811585 m, 242908 m/sec, 24519156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 20/239 21/2000 Referendum-PT-0050-CTLFireability-2024-12 4830591 m, 203801 m/sec, 31893200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 25/239 26/2000 Referendum-PT-0050-CTLFireability-2024-12 5968154 m, 227512 m/sec, 39353011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 30/239 30/2000 Referendum-PT-0050-CTLFireability-2024-12 7016970 m, 209763 m/sec, 46722347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 35/239 34/2000 Referendum-PT-0050-CTLFireability-2024-12 8071143 m, 210834 m/sec, 54377038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 40/239 38/2000 Referendum-PT-0050-CTLFireability-2024-12 8863738 m, 158519 m/sec, 60871886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 45/239 42/2000 Referendum-PT-0050-CTLFireability-2024-12 9949422 m, 217136 m/sec, 68337334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 50/239 47/2000 Referendum-PT-0050-CTLFireability-2024-12 11075281 m, 225171 m/sec, 75693785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 55/239 51/2000 Referendum-PT-0050-CTLFireability-2024-12 12043786 m, 193701 m/sec, 82502793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 60/239 55/2000 Referendum-PT-0050-CTLFireability-2024-12 13056240 m, 202490 m/sec, 89562867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 65/239 59/2000 Referendum-PT-0050-CTLFireability-2024-12 13992907 m, 187333 m/sec, 96637788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 70/239 63/2000 Referendum-PT-0050-CTLFireability-2024-12 15000464 m, 201511 m/sec, 103912176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 75/239 67/2000 Referendum-PT-0050-CTLFireability-2024-12 15909599 m, 181827 m/sec, 111003884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 80/239 71/2000 Referendum-PT-0050-CTLFireability-2024-12 16735684 m, 165217 m/sec, 117693012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 85/239 74/2000 Referendum-PT-0050-CTLFireability-2024-12 17444165 m, 141696 m/sec, 123668622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 90/239 77/2000 Referendum-PT-0050-CTLFireability-2024-12 18342124 m, 179591 m/sec, 130390277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 95/239 82/2000 Referendum-PT-0050-CTLFireability-2024-12 19351863 m, 201947 m/sec, 137477411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 100/239 85/2000 Referendum-PT-0050-CTLFireability-2024-12 20143545 m, 158336 m/sec, 143598356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 105/239 89/2000 Referendum-PT-0050-CTLFireability-2024-12 21203415 m, 211974 m/sec, 150697665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 110/239 94/2000 Referendum-PT-0050-CTLFireability-2024-12 22256095 m, 210536 m/sec, 157658702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 115/239 98/2000 Referendum-PT-0050-CTLFireability-2024-12 23217778 m, 192336 m/sec, 164468162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 120/239 101/2000 Referendum-PT-0050-CTLFireability-2024-12 24013890 m, 159222 m/sec, 170449698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 125/239 105/2000 Referendum-PT-0050-CTLFireability-2024-12 24830457 m, 163313 m/sec, 176629669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 130/239 109/2000 Referendum-PT-0050-CTLFireability-2024-12 25835434 m, 200995 m/sec, 183578153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 135/239 112/2000 Referendum-PT-0050-CTLFireability-2024-12 26612474 m, 155408 m/sec, 189613723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 140/239 116/2000 Referendum-PT-0050-CTLFireability-2024-12 27539525 m, 185410 m/sec, 196683540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 145/239 120/2000 Referendum-PT-0050-CTLFireability-2024-12 28478097 m, 187714 m/sec, 203784381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 150/239 124/2000 Referendum-PT-0050-CTLFireability-2024-12 29379363 m, 180253 m/sec, 210482272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 155/239 127/2000 Referendum-PT-0050-CTLFireability-2024-12 30213707 m, 166868 m/sec, 217030565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 160/239 131/2000 Referendum-PT-0050-CTLFireability-2024-12 31085233 m, 174305 m/sec, 223755682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 165/239 134/2000 Referendum-PT-0050-CTLFireability-2024-12 31852671 m, 153487 m/sec, 230288377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 170/239 138/2000 Referendum-PT-0050-CTLFireability-2024-12 32652965 m, 160058 m/sec, 236757241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 175/239 141/2000 Referendum-PT-0050-CTLFireability-2024-12 33387554 m, 146917 m/sec, 243042461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 180/239 143/2000 Referendum-PT-0050-CTLFireability-2024-12 34055294 m, 133548 m/sec, 248749597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 185/239 146/2000 Referendum-PT-0050-CTLFireability-2024-12 34691954 m, 127332 m/sec, 254381291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 190/239 149/2000 Referendum-PT-0050-CTLFireability-2024-12 35325896 m, 126788 m/sec, 260045891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 195/239 152/2000 Referendum-PT-0050-CTLFireability-2024-12 36215576 m, 177936 m/sec, 266766807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 200/239 157/2000 Referendum-PT-0050-CTLFireability-2024-12 37214778 m, 199840 m/sec, 273679540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 205/239 160/2000 Referendum-PT-0050-CTLFireability-2024-12 38115876 m, 180219 m/sec, 280257062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 210/239 164/2000 Referendum-PT-0050-CTLFireability-2024-12 39005541 m, 177933 m/sec, 286992334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 215/239 167/2000 Referendum-PT-0050-CTLFireability-2024-12 39755565 m, 150004 m/sec, 292963963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 220/239 170/2000 Referendum-PT-0050-CTLFireability-2024-12 40454569 m, 139800 m/sec, 298647263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 225/239 174/2000 Referendum-PT-0050-CTLFireability-2024-12 41357357 m, 180557 m/sec, 305220100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 230/239 179/2000 Referendum-PT-0050-CTLFireability-2024-12 42447930 m, 218114 m/sec, 312304602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 235/239 183/2000 Referendum-PT-0050-CTLFireability-2024-12 43439062 m, 198226 m/sec, 318973415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 41 (type EXCL) for Referendum-PT-0050-CTLFireability-2024-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 Referendum-PT-0050-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 Referendum-PT-0050-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 2875 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for Referendum-PT-0050-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 78
[[35mlola[0m][I] fired transitions : 283
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 41 (type EXCL) for Referendum-PT-0050-CTLFireability-2024-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 Referendum-PT-0050-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 260 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for Referendum-PT-0050-CTLFireability-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 51
[[35mlola[0m][I] fired transitions : 51
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 Referendum-PT-0050-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 287 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for Referendum-PT-0050-CTLFireability-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 97
[[35mlola[0m][I] fired transitions : 133
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 Referendum-PT-0050-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 318 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 5/318 3/2000 Referendum-PT-0050-CTLFireability-2024-06 556437 m, 111287 m/sec, 10503440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 10/318 5/2000 Referendum-PT-0050-CTLFireability-2024-06 1025984 m, 93909 m/sec, 20385103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 15/318 7/2000 Referendum-PT-0050-CTLFireability-2024-06 1487571 m, 92317 m/sec, 29931612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 20/318 9/2000 Referendum-PT-0050-CTLFireability-2024-06 1912334 m, 84952 m/sec, 39439269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 25/318 10/2000 Referendum-PT-0050-CTLFireability-2024-06 2335596 m, 84652 m/sec, 48717676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 30/318 12/2000 Referendum-PT-0050-CTLFireability-2024-06 2752775 m, 83435 m/sec, 57805799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 35/318 14/2000 Referendum-PT-0050-CTLFireability-2024-06 3139476 m, 77340 m/sec, 66922194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 40/318 15/2000 Referendum-PT-0050-CTLFireability-2024-06 3546851 m, 81475 m/sec, 76054403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 45/318 17/2000 Referendum-PT-0050-CTLFireability-2024-06 3916727 m, 73975 m/sec, 85021793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 50/318 19/2000 Referendum-PT-0050-CTLFireability-2024-06 4287200 m, 74094 m/sec, 93957124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 55/318 20/2000 Referendum-PT-0050-CTLFireability-2024-06 4691193 m, 80798 m/sec, 102582711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 60/318 22/2000 Referendum-PT-0050-CTLFireability-2024-06 5078077 m, 77376 m/sec, 111219278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 65/318 23/2000 Referendum-PT-0050-CTLFireability-2024-06 5454653 m, 75315 m/sec, 119865398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 70/318 25/2000 Referendum-PT-0050-CTLFireability-2024-06 5819241 m, 72917 m/sec, 128511440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 75/318 26/2000 Referendum-PT-0050-CTLFireability-2024-06 6165300 m, 69211 m/sec, 137077047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 80/318 28/2000 Referendum-PT-0050-CTLFireability-2024-06 6532632 m, 73466 m/sec, 145729732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 85/318 30/2000 Referendum-PT-0050-CTLFireability-2024-06 6899466 m, 73366 m/sec, 154406254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 90/318 31/2000 Referendum-PT-0050-CTLFireability-2024-06 7245167 m, 69140 m/sec, 163034903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 95/318 32/2000 Referendum-PT-0050-CTLFireability-2024-06 7592792 m, 69525 m/sec, 171691991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 100/318 34/2000 Referendum-PT-0050-CTLFireability-2024-06 7929744 m, 67390 m/sec, 180350325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 105/318 35/2000 Referendum-PT-0050-CTLFireability-2024-06 8251833 m, 64417 m/sec, 188953906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 110/318 37/2000 Referendum-PT-0050-CTLFireability-2024-06 8617978 m, 73229 m/sec, 197425963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 115/318 38/2000 Referendum-PT-0050-CTLFireability-2024-06 8997326 m, 75869 m/sec, 205633143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 120/318 40/2000 Referendum-PT-0050-CTLFireability-2024-06 9352636 m, 71062 m/sec, 213804787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 125/318 41/2000 Referendum-PT-0050-CTLFireability-2024-06 9715529 m, 72578 m/sec, 222095675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 130/318 43/2000 Referendum-PT-0050-CTLFireability-2024-06 10065623 m, 70018 m/sec, 230389290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 135/318 44/2000 Referendum-PT-0050-CTLFireability-2024-06 10393399 m, 65555 m/sec, 238595551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 140/318 46/2000 Referendum-PT-0050-CTLFireability-2024-06 10745265 m, 70373 m/sec, 246862072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 145/318 47/2000 Referendum-PT-0050-CTLFireability-2024-06 11099135 m, 70774 m/sec, 255194089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 150/318 49/2000 Referendum-PT-0050-CTLFireability-2024-06 11430937 m, 66360 m/sec, 263474950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 155/318 50/2000 Referendum-PT-0050-CTLFireability-2024-06 11764187 m, 66650 m/sec, 271754022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 160/318 51/2000 Referendum-PT-0050-CTLFireability-2024-06 12083271 m, 63816 m/sec, 279994944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 165/318 53/2000 Referendum-PT-0050-CTLFireability-2024-06 12397635 m, 62872 m/sec, 288248551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 170/318 54/2000 Referendum-PT-0050-CTLFireability-2024-06 12721326 m, 64738 m/sec, 296489481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 175/318 55/2000 Referendum-PT-0050-CTLFireability-2024-06 13074433 m, 70621 m/sec, 304774084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 180/318 57/2000 Referendum-PT-0050-CTLFireability-2024-06 13415246 m, 68162 m/sec, 313010652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 185/318 58/2000 Referendum-PT-0050-CTLFireability-2024-06 13740860 m, 65122 m/sec, 321216528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 190/318 60/2000 Referendum-PT-0050-CTLFireability-2024-06 14070483 m, 65924 m/sec, 329483096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 195/318 61/2000 Referendum-PT-0050-CTLFireability-2024-06 14384476 m, 62798 m/sec, 337716441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 200/318 62/2000 Referendum-PT-0050-CTLFireability-2024-06 14673768 m, 57858 m/sec, 345816829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 205/318 64/2000 Referendum-PT-0050-CTLFireability-2024-06 15017006 m, 68647 m/sec, 354105501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 210/318 65/2000 Referendum-PT-0050-CTLFireability-2024-06 15334800 m, 63558 m/sec, 362392417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 215/318 66/2000 Referendum-PT-0050-CTLFireability-2024-06 15640330 m, 61106 m/sec, 370644781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 220/318 67/2000 Referendum-PT-0050-CTLFireability-2024-06 15949510 m, 61836 m/sec, 378909848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 225/318 69/2000 Referendum-PT-0050-CTLFireability-2024-06 16243122 m, 58722 m/sec, 387123108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 230/318 70/2000 Referendum-PT-0050-CTLFireability-2024-06 16538613 m, 59098 m/sec, 395403846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 235/318 71/2000 Referendum-PT-0050-CTLFireability-2024-06 16831878 m, 58653 m/sec, 403603699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 240/318 73/2000 Referendum-PT-0050-CTLFireability-2024-06 17213177 m, 76259 m/sec, 411544523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 245/318 74/2000 Referendum-PT-0050-CTLFireability-2024-06 17562151 m, 69794 m/sec, 419384919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 250/318 76/2000 Referendum-PT-0050-CTLFireability-2024-06 17902297 m, 68029 m/sec, 427240285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 255/318 77/2000 Referendum-PT-0050-CTLFireability-2024-06 18248393 m, 69219 m/sec, 435166427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 260/318 78/2000 Referendum-PT-0050-CTLFireability-2024-06 18573594 m, 65040 m/sec, 443023128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 265/318 80/2000 Referendum-PT-0050-CTLFireability-2024-06 18867438 m, 58768 m/sec, 450667976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 270/318 81/2000 Referendum-PT-0050-CTLFireability-2024-06 19217814 m, 70075 m/sec, 458439433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 275/318 83/2000 Referendum-PT-0050-CTLFireability-2024-06 19543073 m, 65051 m/sec, 466245584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 280/318 84/2000 Referendum-PT-0050-CTLFireability-2024-06 19855312 m, 62447 m/sec, 474152305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 285/318 85/2000 Referendum-PT-0050-CTLFireability-2024-06 20177171 m, 64371 m/sec, 482113139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 290/318 87/2000 Referendum-PT-0050-CTLFireability-2024-06 20485720 m, 61709 m/sec, 490039891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 295/318 88/2000 Referendum-PT-0050-CTLFireability-2024-06 20786465 m, 60149 m/sec, 497969695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 300/318 89/2000 Referendum-PT-0050-CTLFireability-2024-06 21095698 m, 61846 m/sec, 505891897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 305/318 91/2000 Referendum-PT-0050-CTLFireability-2024-06 21440396 m, 68939 m/sec, 513902620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 310/318 92/2000 Referendum-PT-0050-CTLFireability-2024-06 21768145 m, 65549 m/sec, 521879449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 315/318 93/2000 Referendum-PT-0050-CTLFireability-2024-06 22082582 m, 62887 m/sec, 529841805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 23 (type EXCL) for Referendum-PT-0050-CTLFireability-2024-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 12 Referendum-PT-0050-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 318 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 Referendum-PT-0050-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 2550 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for Referendum-PT-0050-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 5/318 3/5 Referendum-PT-0050-CTLFireability-2024-06 530431 m, -4310430 m/sec, 10048707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 10/318 5/5 Referendum-PT-0050-CTLFireability-2024-06 990290 m, 91971 m/sec, 19546975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 23 (type EXCL) for Referendum-PT-0050-CTLFireability-2024-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 15 (type EXCL) for 12 Referendum-PT-0050-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 362 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 CTL EXCL 5/362 3/2000 Referendum-PT-0050-CTLFireability-2024-04 619356 m, 123871 m/sec, 11689512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 CTL EXCL 10/362 5/2000 Referendum-PT-0050-CTLFireability-2024-04 1140612 m, 104251 m/sec, 22636946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 CTL EXCL 15/362 7/2000 Referendum-PT-0050-CTLFireability-2024-04 1628029 m, 97483 m/sec, 33052608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 CTL EXCL 20/362 9/2000 Referendum-PT-0050-CTLFireability-2024-04 2075614 m, 89517 m/sec, 43436032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-05: F false state equation[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mReferendum-PT-0050-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mReferendum-PT-0050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-04: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-07: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-08: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Referendum-PT-0050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 CTL EXCL 26/362 10/2000 Referendum-PT-0050-CTLFireability-2024-04 2359815 m, 56840 m/sec, 49289191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Referendum-PT-0050"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Referendum-PT-0050, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662340800602"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Referendum-PT-0050.tgz
mv Referendum-PT-0050 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;