About the Execution of LoLA for RERS2020-PT-pb103
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.548 | 1973873.00 | 4584068.00 | 17009.20 | ?F???F??F?FFF??? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662340300348.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is RERS2020-PT-pb103, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662340300348
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 18M
-rw-r--r-- 1 mcc users 6.6K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 68K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K May 19 07:13 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K May 19 16:20 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K May 19 07:28 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 18:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.6K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 82K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.1K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:46 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:46 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 18M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RERS2020-PT-pb103-LTLFireability-00
FORMULA_NAME RERS2020-PT-pb103-LTLFireability-01
FORMULA_NAME RERS2020-PT-pb103-LTLFireability-02
FORMULA_NAME RERS2020-PT-pb103-LTLFireability-03
FORMULA_NAME RERS2020-PT-pb103-LTLFireability-04
FORMULA_NAME RERS2020-PT-pb103-LTLFireability-05
FORMULA_NAME RERS2020-PT-pb103-LTLFireability-06
FORMULA_NAME RERS2020-PT-pb103-LTLFireability-07
FORMULA_NAME RERS2020-PT-pb103-LTLFireability-08
FORMULA_NAME RERS2020-PT-pb103-LTLFireability-09
FORMULA_NAME RERS2020-PT-pb103-LTLFireability-10
FORMULA_NAME RERS2020-PT-pb103-LTLFireability-11
FORMULA_NAME RERS2020-PT-pb103-LTLFireability-12
FORMULA_NAME RERS2020-PT-pb103-LTLFireability-13
FORMULA_NAME RERS2020-PT-pb103-LTLFireability-14
FORMULA_NAME RERS2020-PT-pb103-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717312764345
FORMULA RERS2020-PT-pb103-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS2020-PT-pb103-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS2020-PT-pb103-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS2020-PT-pb103-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS2020-PT-pb103-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS2020-PT-pb103-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717314738218
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 RERS2020-PT-pb103-LTLFireability-01
[[35mlola[0m][I] time limit : 183 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 0/183 1/2000 RERS2020-PT-pb103-LTLFireability-01 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for RERS2020-PT-pb103-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 57
[[35mlola[0m][I] fired transitions : 58
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 37 RERS2020-PT-pb103-LTLFireability-11
[[35mlola[0m][I] time limit : 193 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for RERS2020-PT-pb103-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49
[[35mlola[0m][I] fired transitions : 49
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 RERS2020-PT-pb103-LTLFireability-12
[[35mlola[0m][I] time limit : 231 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 24 RERS2020-PT-pb103-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 24 RERS2020-PT-pb103-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for RERS2020-PT-pb103-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 36
[[35mlola[0m][I] fired transitions : 36
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 RERS2020-PT-pb103-LTLFireability-13
[[35mlola[0m][I] time limit : 231 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 2/231 1/2000 RERS2020-PT-pb103-LTLFireability-13 36737 m, 7347 m/sec, 76428 t fired, .
[[35mlola[0m][.] 61 EF FNDP 2/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 --
[[35mlola[0m][.] 62 EF STEQ 2/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 7/231 2/2000 RERS2020-PT-pb103-LTLFireability-13 217139 m, 36080 m/sec, 535722 t fired, .
[[35mlola[0m][.] 61 EF FNDP 7/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 7/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 12/231 3/2000 RERS2020-PT-pb103-LTLFireability-13 392627 m, 35097 m/sec, 1041541 t fired, .
[[35mlola[0m][.] 61 EF FNDP 12/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 12/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 17/231 4/2000 RERS2020-PT-pb103-LTLFireability-13 560624 m, 33599 m/sec, 1560726 t fired, .
[[35mlola[0m][.] 61 EF FNDP 17/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 17/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 22/231 5/2000 RERS2020-PT-pb103-LTLFireability-13 724772 m, 32829 m/sec, 2094652 t fired, .
[[35mlola[0m][.] 61 EF FNDP 22/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 22/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 27/231 6/2000 RERS2020-PT-pb103-LTLFireability-13 881968 m, 31439 m/sec, 2630921 t fired, .
[[35mlola[0m][.] 61 EF FNDP 27/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 27/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 32/231 7/2000 RERS2020-PT-pb103-LTLFireability-13 1033630 m, 30332 m/sec, 3175820 t fired, .
[[35mlola[0m][.] 61 EF FNDP 32/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 32/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 37/231 8/2000 RERS2020-PT-pb103-LTLFireability-13 1182885 m, 29851 m/sec, 3734083 t fired, .
[[35mlola[0m][.] 61 EF FNDP 37/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 37/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 42/231 9/2000 RERS2020-PT-pb103-LTLFireability-13 1327565 m, 28936 m/sec, 4303838 t fired, .
[[35mlola[0m][.] 61 EF FNDP 42/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 42/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 47/231 10/2000 RERS2020-PT-pb103-LTLFireability-13 1467380 m, 27963 m/sec, 4890222 t fired, .
[[35mlola[0m][.] 61 EF FNDP 47/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 47/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 52/231 11/2000 RERS2020-PT-pb103-LTLFireability-13 1602693 m, 27062 m/sec, 5495171 t fired, .
[[35mlola[0m][.] 61 EF FNDP 52/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 52/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 57/231 12/2000 RERS2020-PT-pb103-LTLFireability-13 1733755 m, 26212 m/sec, 6116425 t fired, .
[[35mlola[0m][.] 61 EF FNDP 57/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 57/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 62/231 13/2000 RERS2020-PT-pb103-LTLFireability-13 1861533 m, 25555 m/sec, 6759538 t fired, .
[[35mlola[0m][.] 61 EF FNDP 62/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 62/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 67/231 14/2000 RERS2020-PT-pb103-LTLFireability-13 1983734 m, 24440 m/sec, 7414122 t fired, .
[[35mlola[0m][.] 61 EF FNDP 67/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 67/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 72/231 15/2000 RERS2020-PT-pb103-LTLFireability-13 2102807 m, 23814 m/sec, 8110881 t fired, .
[[35mlola[0m][.] 61 EF FNDP 72/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 72/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 77/231 15/2000 RERS2020-PT-pb103-LTLFireability-13 2218157 m, 23070 m/sec, 8815252 t fired, .
[[35mlola[0m][.] 61 EF FNDP 77/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 77/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 82/231 16/2000 RERS2020-PT-pb103-LTLFireability-13 2328806 m, 22129 m/sec, 9532041 t fired, .
[[35mlola[0m][.] 61 EF FNDP 82/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 82/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 87/231 17/2000 RERS2020-PT-pb103-LTLFireability-13 2436299 m, 21498 m/sec, 10303403 t fired, .
[[35mlola[0m][.] 61 EF FNDP 87/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 87/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 92/231 17/2000 RERS2020-PT-pb103-LTLFireability-13 2537724 m, 20285 m/sec, 11100210 t fired, .
[[35mlola[0m][.] 61 EF FNDP 92/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 92/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 97/231 18/2000 RERS2020-PT-pb103-LTLFireability-13 2634631 m, 19381 m/sec, 11955325 t fired, .
[[35mlola[0m][.] 61 EF FNDP 97/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 97/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 102/231 19/2000 RERS2020-PT-pb103-LTLFireability-13 2721819 m, 17437 m/sec, 12858583 t fired, .
[[35mlola[0m][.] 61 EF FNDP 102/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 102/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 107/231 19/2000 RERS2020-PT-pb103-LTLFireability-13 2815092 m, 18654 m/sec, 13781984 t fired, .
[[35mlola[0m][.] 61 EF FNDP 107/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 107/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 112/231 20/2000 RERS2020-PT-pb103-LTLFireability-13 2901545 m, 17290 m/sec, 14744137 t fired, .
[[35mlola[0m][.] 61 EF FNDP 112/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 112/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 117/231 20/2000 RERS2020-PT-pb103-LTLFireability-13 2967956 m, 13282 m/sec, 15734809 t fired, .
[[35mlola[0m][.] 61 EF FNDP 117/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 117/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 122/231 20/2000 RERS2020-PT-pb103-LTLFireability-13 2978386 m, 2086 m/sec, 16775993 t fired, .
[[35mlola[0m][.] 61 EF FNDP 122/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 122/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 127/231 20/2000 RERS2020-PT-pb103-LTLFireability-13 2981140 m, 550 m/sec, 17825814 t fired, .
[[35mlola[0m][.] 61 EF FNDP 127/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 127/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 132/231 20/2000 RERS2020-PT-pb103-LTLFireability-13 2982638 m, 299 m/sec, 18897687 t fired, .
[[35mlola[0m][.] 61 EF FNDP 132/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 132/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 137/231 20/2000 RERS2020-PT-pb103-LTLFireability-13 2983627 m, 197 m/sec, 19984122 t fired, .
[[35mlola[0m][.] 61 EF FNDP 137/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 137/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 142/231 20/2000 RERS2020-PT-pb103-LTLFireability-13 2984347 m, 144 m/sec, 21102115 t fired, .
[[35mlola[0m][.] 61 EF FNDP 142/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 142/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 147/231 20/2000 RERS2020-PT-pb103-LTLFireability-13 2984758 m, 82 m/sec, 22252254 t fired, .
[[35mlola[0m][.] 61 EF FNDP 147/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 147/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 152/231 20/2000 RERS2020-PT-pb103-LTLFireability-13 2985120 m, 72 m/sec, 23403008 t fired, .
[[35mlola[0m][.] 61 EF FNDP 152/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 152/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 157/231 20/2000 RERS2020-PT-pb103-LTLFireability-13 2985394 m, 54 m/sec, 24576435 t fired, .
[[35mlola[0m][.] 61 EF FNDP 157/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 157/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 162/231 20/2000 RERS2020-PT-pb103-LTLFireability-13 2985663 m, 53 m/sec, 25752136 t fired, .
[[35mlola[0m][.] 61 EF FNDP 162/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 162/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 167/231 20/2000 RERS2020-PT-pb103-LTLFireability-13 2985806 m, 28 m/sec, 26939236 t fired, .
[[35mlola[0m][.] 61 EF FNDP 167/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 167/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 172/231 20/2000 RERS2020-PT-pb103-LTLFireability-13 2985897 m, 18 m/sec, 28150676 t fired, .
[[35mlola[0m][.] 61 EF FNDP 172/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 172/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 177/231 20/2000 RERS2020-PT-pb103-LTLFireability-13 2985974 m, 15 m/sec, 29373619 t fired, .
[[35mlola[0m][.] 61 EF FNDP 177/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 177/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 182/231 20/2000 RERS2020-PT-pb103-LTLFireability-13 2986011 m, 7 m/sec, 30628441 t fired, .
[[35mlola[0m][.] 61 EF FNDP 182/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 182/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 187/231 20/2000 RERS2020-PT-pb103-LTLFireability-13 2986017 m, 1 m/sec, 31944711 t fired, .
[[35mlola[0m][.] 61 EF FNDP 187/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 187/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 192/231 21/2000 RERS2020-PT-pb103-LTLFireability-13 3068455 m, 16487 m/sec, 33172140 t fired, .
[[35mlola[0m][.] 61 EF FNDP 192/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 192/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 197/231 22/2000 RERS2020-PT-pb103-LTLFireability-13 3196332 m, 25575 m/sec, 34357981 t fired, .
[[35mlola[0m][.] 61 EF FNDP 197/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 197/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 202/231 22/2000 RERS2020-PT-pb103-LTLFireability-13 3301152 m, 20964 m/sec, 35589084 t fired, .
[[35mlola[0m][.] 61 EF FNDP 202/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 202/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 207/231 23/2000 RERS2020-PT-pb103-LTLFireability-13 3414144 m, 22598 m/sec, 36812087 t fired, .
[[35mlola[0m][.] 61 EF FNDP 207/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 207/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 212/231 24/2000 RERS2020-PT-pb103-LTLFireability-13 3539426 m, 25056 m/sec, 37996301 t fired, .
[[35mlola[0m][.] 61 EF FNDP 212/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 212/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 217/231 25/2000 RERS2020-PT-pb103-LTLFireability-13 3669171 m, 25949 m/sec, 39203553 t fired, .
[[35mlola[0m][.] 61 EF FNDP 217/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 217/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 222/231 26/2000 RERS2020-PT-pb103-LTLFireability-13 3790835 m, 24332 m/sec, 40434318 t fired, .
[[35mlola[0m][.] 61 EF FNDP 222/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 222/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 227/231 26/2000 RERS2020-PT-pb103-LTLFireability-13 3909862 m, 23805 m/sec, 41639269 t fired, .
[[35mlola[0m][.] 61 EF FNDP 227/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 227/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 48 (type EXCL) for RERS2020-PT-pb103-LTLFireability-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EF FNDP 232/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 232/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 RERS2020-PT-pb103-LTLFireability-15
[[35mlola[0m][I] time limit : 231 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 RERS2020-PT-pb103-LTLFireability-13
[[35mlola[0m][I] time limit : 3245 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 5/3245 2/5 RERS2020-PT-pb103-LTLFireability-13 191367 m, -743699 m/sec, 465285 t fired, .
[[35mlola[0m][.] 58 LTL EXCL 5/231 2/2000 RERS2020-PT-pb103-LTLFireability-15 189328 m, 37865 m/sec, 459672 t fired, .
[[35mlola[0m][.] 61 EF FNDP 237/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 237/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 10/3245 3/5 RERS2020-PT-pb103-LTLFireability-13 367558 m, 35238 m/sec, 966927 t fired, .
[[35mlola[0m][.] 58 LTL EXCL 10/216 3/2000 RERS2020-PT-pb103-LTLFireability-15 363177 m, 34769 m/sec, 953932 t fired, .
[[35mlola[0m][.] 61 EF FNDP 242/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 242/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 15/3245 4/5 RERS2020-PT-pb103-LTLFireability-13 536509 m, 33790 m/sec, 1483908 t fired, .
[[35mlola[0m][.] 58 LTL EXCL 15/216 4/2000 RERS2020-PT-pb103-LTLFireability-15 529978 m, 33360 m/sec, 1462934 t fired, .
[[35mlola[0m][.] 61 EF FNDP 247/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 247/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 20/3245 5/5 RERS2020-PT-pb103-LTLFireability-13 699013 m, 32500 m/sec, 2008325 t fired, .
[[35mlola[0m][.] 58 LTL EXCL 20/216 5/2000 RERS2020-PT-pb103-LTLFireability-15 690407 m, 32085 m/sec, 1980100 t fired, .
[[35mlola[0m][.] 61 EF FNDP 252/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 252/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 48 (type EXCL) for RERS2020-PT-pb103-LTLFireability-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 25/216 6/2000 RERS2020-PT-pb103-LTLFireability-15 848676 m, 31653 m/sec, 2515684 t fired, .
[[35mlola[0m][.] 61 EF FNDP 257/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 257/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 30/231 7/2000 RERS2020-PT-pb103-LTLFireability-15 1004024 m, 31069 m/sec, 3066505 t fired, .
[[35mlola[0m][.] 61 EF FNDP 262/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 262/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 35/231 8/2000 RERS2020-PT-pb103-LTLFireability-15 1154001 m, 29995 m/sec, 3623624 t fired, .
[[35mlola[0m][.] 61 EF FNDP 267/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 267/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 40/231 9/2000 RERS2020-PT-pb103-LTLFireability-15 1301882 m, 29576 m/sec, 4200186 t fired, .
[[35mlola[0m][.] 61 EF FNDP 272/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 272/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 45/231 10/2000 RERS2020-PT-pb103-LTLFireability-15 1443363 m, 28296 m/sec, 4786803 t fired, .
[[35mlola[0m][.] 61 EF FNDP 277/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 277/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 50/231 11/2000 RERS2020-PT-pb103-LTLFireability-15 1580179 m, 27363 m/sec, 5390915 t fired, .
[[35mlola[0m][.] 61 EF FNDP 282/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 282/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 55/231 12/2000 RERS2020-PT-pb103-LTLFireability-15 1714041 m, 26772 m/sec, 6019106 t fired, .
[[35mlola[0m][.] 61 EF FNDP 287/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 287/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 60/231 13/2000 RERS2020-PT-pb103-LTLFireability-15 1842680 m, 25727 m/sec, 6662427 t fired, .
[[35mlola[0m][.] 61 EF FNDP 292/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 292/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 65/231 14/2000 RERS2020-PT-pb103-LTLFireability-15 1968321 m, 25128 m/sec, 7329420 t fired, .
[[35mlola[0m][.] 61 EF FNDP 297/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 297/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 70/231 14/2000 RERS2020-PT-pb103-LTLFireability-15 2088009 m, 23937 m/sec, 8021233 t fired, .
[[35mlola[0m][.] 61 EF FNDP 302/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 302/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 75/231 15/2000 RERS2020-PT-pb103-LTLFireability-15 2203990 m, 23196 m/sec, 8725405 t fired, .
[[35mlola[0m][.] 61 EF FNDP 307/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 307/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 80/231 16/2000 RERS2020-PT-pb103-LTLFireability-15 2316105 m, 22423 m/sec, 9445866 t fired, .
[[35mlola[0m][.] 61 EF FNDP 312/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 312/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 85/231 17/2000 RERS2020-PT-pb103-LTLFireability-15 2422059 m, 21190 m/sec, 10194640 t fired, .
[[35mlola[0m][.] 61 EF FNDP 317/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 317/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 90/231 17/2000 RERS2020-PT-pb103-LTLFireability-15 2524107 m, 20409 m/sec, 10990593 t fired, .
[[35mlola[0m][.] 61 EF FNDP 322/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 322/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 95/231 18/2000 RERS2020-PT-pb103-LTLFireability-15 2621117 m, 19402 m/sec, 11828832 t fired, .
[[35mlola[0m][.] 61 EF FNDP 327/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 327/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 100/231 19/2000 RERS2020-PT-pb103-LTLFireability-15 2708801 m, 17536 m/sec, 12728724 t fired, .
[[35mlola[0m][.] 61 EF FNDP 332/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 332/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 105/231 19/2000 RERS2020-PT-pb103-LTLFireability-15 2801291 m, 18498 m/sec, 13639880 t fired, .
[[35mlola[0m][.] 61 EF FNDP 337/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 337/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 110/231 20/2000 RERS2020-PT-pb103-LTLFireability-15 2887912 m, 17324 m/sec, 14579766 t fired, .
[[35mlola[0m][.] 61 EF FNDP 342/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 342/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 115/231 20/2000 RERS2020-PT-pb103-LTLFireability-15 2964652 m, 15348 m/sec, 15567124 t fired, .
[[35mlola[0m][.] 61 EF FNDP 347/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 347/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 120/231 20/2000 RERS2020-PT-pb103-LTLFireability-15 2978029 m, 2675 m/sec, 16627437 t fired, .
[[35mlola[0m][.] 61 EF FNDP 352/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 352/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 125/231 20/2000 RERS2020-PT-pb103-LTLFireability-15 2980901 m, 574 m/sec, 17701194 t fired, .
[[35mlola[0m][.] 61 EF FNDP 357/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 357/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 130/231 20/2000 RERS2020-PT-pb103-LTLFireability-15 2982520 m, 323 m/sec, 18798398 t fired, .
[[35mlola[0m][.] 61 EF FNDP 362/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 362/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 135/231 20/2000 RERS2020-PT-pb103-LTLFireability-15 2983594 m, 214 m/sec, 19892975 t fired, .
[[35mlola[0m][.] 61 EF FNDP 367/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 367/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 140/231 20/2000 RERS2020-PT-pb103-LTLFireability-15 2984301 m, 141 m/sec, 21017473 t fired, .
[[35mlola[0m][.] 61 EF FNDP 372/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 372/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 145/231 20/2000 RERS2020-PT-pb103-LTLFireability-15 2984719 m, 83 m/sec, 22152191 t fired, .
[[35mlola[0m][.] 61 EF FNDP 377/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 377/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 150/231 20/2000 RERS2020-PT-pb103-LTLFireability-15 2985097 m, 75 m/sec, 23292065 t fired, .
[[35mlola[0m][.] 61 EF FNDP 382/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 382/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 155/231 20/2000 RERS2020-PT-pb103-LTLFireability-15 2985387 m, 58 m/sec, 24467015 t fired, .
[[35mlola[0m][.] 61 EF FNDP 387/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 387/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 160/231 20/2000 RERS2020-PT-pb103-LTLFireability-15 2985613 m, 45 m/sec, 25647041 t fired, .
[[35mlola[0m][.] 61 EF FNDP 392/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 392/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 165/231 20/2000 RERS2020-PT-pb103-LTLFireability-15 2985773 m, 32 m/sec, 26840061 t fired, .
[[35mlola[0m][.] 61 EF FNDP 397/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 397/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 170/231 20/2000 RERS2020-PT-pb103-LTLFireability-15 2985891 m, 23 m/sec, 28056407 t fired, .
[[35mlola[0m][.] 61 EF FNDP 402/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 402/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 175/231 20/2000 RERS2020-PT-pb103-LTLFireability-15 2985967 m, 15 m/sec, 29272169 t fired, .
[[35mlola[0m][.] 61 EF FNDP 407/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 407/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 180/231 20/2000 RERS2020-PT-pb103-LTLFireability-15 2986011 m, 8 m/sec, 30512902 t fired, .
[[35mlola[0m][.] 61 EF FNDP 412/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 412/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 185/231 20/2000 RERS2020-PT-pb103-LTLFireability-15 2986017 m, 1 m/sec, 31803295 t fired, .
[[35mlola[0m][.] 61 EF FNDP 417/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 417/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 190/231 21/2000 RERS2020-PT-pb103-LTLFireability-15 3053550 m, 13506 m/sec, 33050898 t fired, .
[[35mlola[0m][.] 61 EF FNDP 422/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 422/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 195/231 22/2000 RERS2020-PT-pb103-LTLFireability-15 3182075 m, 25705 m/sec, 34216523 t fired, .
[[35mlola[0m][.] 61 EF FNDP 427/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 427/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 200/231 22/2000 RERS2020-PT-pb103-LTLFireability-15 3287907 m, 21166 m/sec, 35429702 t fired, .
[[35mlola[0m][.] 61 EF FNDP 432/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 432/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 205/231 23/2000 RERS2020-PT-pb103-LTLFireability-15 3395509 m, 21520 m/sec, 36643949 t fired, .
[[35mlola[0m][.] 61 EF FNDP 437/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 437/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 210/231 24/2000 RERS2020-PT-pb103-LTLFireability-15 3522078 m, 25313 m/sec, 37817509 t fired, .
[[35mlola[0m][.] 61 EF FNDP 442/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 442/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 215/231 25/2000 RERS2020-PT-pb103-LTLFireability-15 3649348 m, 25454 m/sec, 39024807 t fired, .
[[35mlola[0m][.] 61 EF FNDP 447/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 447/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 220/231 26/2000 RERS2020-PT-pb103-LTLFireability-15 3774705 m, 25071 m/sec, 40240458 t fired, .
[[35mlola[0m][.] 61 EF FNDP 452/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 452/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 225/231 26/2000 RERS2020-PT-pb103-LTLFireability-15 3888905 m, 22840 m/sec, 41427133 t fired, .
[[35mlola[0m][.] 61 EF FNDP 457/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 457/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 230/231 27/2000 RERS2020-PT-pb103-LTLFireability-15 4007234 m, 23665 m/sec, 42647805 t fired, .
[[35mlola[0m][.] 61 EF FNDP 462/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 462/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 58 (type EXCL) for RERS2020-PT-pb103-LTLFireability-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EF FNDP 467/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 467/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 50 RERS2020-PT-pb103-LTLFireability-14
[[35mlola[0m][I] time limit : 231 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 RERS2020-PT-pb103-LTLFireability-15
[[35mlola[0m][I] time limit : 3010 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for RERS2020-PT-pb103-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 5/231 2/5 RERS2020-PT-pb103-LTLFireability-15 188846 m, -763677 m/sec, 458308 t fired, .
[[35mlola[0m][.] 61 EF FNDP 472/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 472/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 10/231 3/5 RERS2020-PT-pb103-LTLFireability-15 360565 m, 34343 m/sec, 946376 t fired, .
[[35mlola[0m][.] 61 EF FNDP 477/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 477/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 15/231 4/5 RERS2020-PT-pb103-LTLFireability-15 526905 m, 33268 m/sec, 1453552 t fired, .
[[35mlola[0m][.] 61 EF FNDP 482/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 482/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 20/231 5/5 RERS2020-PT-pb103-LTLFireability-15 686325 m, 31884 m/sec, 1966591 t fired, .
[[35mlola[0m][.] 61 EF FNDP 487/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 487/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 58 (type EXCL) for RERS2020-PT-pb103-LTLFireability-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EF FNDP 492/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 492/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 50 RERS2020-PT-pb103-LTLFireability-14
[[35mlola[0m][I] time limit : 248 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 5/248 2/2000 RERS2020-PT-pb103-LTLFireability-14 188886 m, 37777 m/sec, 458418 t fired, .
[[35mlola[0m][.] 61 EF FNDP 497/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 497/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 10/248 3/2000 RERS2020-PT-pb103-LTLFireability-14 360001 m, 34223 m/sec, 944698 t fired, .
[[35mlola[0m][.] 61 EF FNDP 502/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 502/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 15/248 4/2000 RERS2020-PT-pb103-LTLFireability-14 524925 m, 32984 m/sec, 1447632 t fired, .
[[35mlola[0m][.] 61 EF FNDP 507/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 507/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 20/248 5/2000 RERS2020-PT-pb103-LTLFireability-14 684639 m, 31942 m/sec, 1960905 t fired, .
[[35mlola[0m][.] 61 EF FNDP 512/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 512/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 25/248 6/2000 RERS2020-PT-pb103-LTLFireability-14 838206 m, 30713 m/sec, 2478908 t fired, .
[[35mlola[0m][.] 61 EF FNDP 517/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 517/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 30/248 7/2000 RERS2020-PT-pb103-LTLFireability-14 989723 m, 30303 m/sec, 3013905 t fired, .
[[35mlola[0m][.] 61 EF FNDP 522/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 522/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 35/248 8/2000 RERS2020-PT-pb103-LTLFireability-14 1134989 m, 29053 m/sec, 3551993 t fired, .
[[35mlola[0m][.] 61 EF FNDP 527/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 527/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 40/248 9/2000 RERS2020-PT-pb103-LTLFireability-14 1277967 m, 28595 m/sec, 4105775 t fired, .
[[35mlola[0m][.] 61 EF FNDP 532/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 532/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 45/248 10/2000 RERS2020-PT-pb103-LTLFireability-14 1417315 m, 27869 m/sec, 4676207 t fired, .
[[35mlola[0m][.] 61 EF FNDP 537/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 537/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 50/248 11/2000 RERS2020-PT-pb103-LTLFireability-14 1551112 m, 26759 m/sec, 5259334 t fired, .
[[35mlola[0m][.] 61 EF FNDP 542/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 542/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 55/248 12/2000 RERS2020-PT-pb103-LTLFireability-14 1681810 m, 26139 m/sec, 5865751 t fired, .
[[35mlola[0m][.] 61 EF FNDP 547/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 547/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 60/248 13/2000 RERS2020-PT-pb103-LTLFireability-14 1808443 m, 25326 m/sec, 6484920 t fired, .
[[35mlola[0m][.] 61 EF FNDP 552/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 552/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 65/248 13/2000 RERS2020-PT-pb103-LTLFireability-14 1931937 m, 24698 m/sec, 7131878 t fired, .
[[35mlola[0m][.] 61 EF FNDP 557/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 557/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 70/248 14/2000 RERS2020-PT-pb103-LTLFireability-14 2051732 m, 23959 m/sec, 7810071 t fired, .
[[35mlola[0m][.] 61 EF FNDP 562/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 562/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 75/248 15/2000 RERS2020-PT-pb103-LTLFireability-14 2166372 m, 22928 m/sec, 8493751 t fired, .
[[35mlola[0m][.] 61 EF FNDP 567/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 567/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 80/248 16/2000 RERS2020-PT-pb103-LTLFireability-14 2279836 m, 22692 m/sec, 9204462 t fired, .
[[35mlola[0m][.] 61 EF FNDP 572/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 572/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 85/248 16/2000 RERS2020-PT-pb103-LTLFireability-14 2387043 m, 21441 m/sec, 9938828 t fired, .
[[35mlola[0m][.] 61 EF FNDP 577/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 577/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 90/248 17/2000 RERS2020-PT-pb103-LTLFireability-14 2490708 m, 20733 m/sec, 10718524 t fired, .
[[35mlola[0m][.] 61 EF FNDP 582/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 582/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 95/248 18/2000 RERS2020-PT-pb103-LTLFireability-14 2589250 m, 19708 m/sec, 11539551 t fired, .
[[35mlola[0m][.] 61 EF FNDP 587/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 587/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 100/248 18/2000 RERS2020-PT-pb103-LTLFireability-14 2679872 m, 18124 m/sec, 12413890 t fired, .
[[35mlola[0m][.] 61 EF FNDP 592/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 592/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 105/248 19/2000 RERS2020-PT-pb103-LTLFireability-14 2770694 m, 18164 m/sec, 13331059 t fired, .
[[35mlola[0m][.] 61 EF FNDP 597/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 597/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 110/248 20/2000 RERS2020-PT-pb103-LTLFireability-14 2860993 m, 18059 m/sec, 14266551 t fired, .
[[35mlola[0m][.] 61 EF FNDP 602/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 602/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 115/248 20/2000 RERS2020-PT-pb103-LTLFireability-14 2946471 m, 17095 m/sec, 15242382 t fired, .
[[35mlola[0m][.] 61 EF FNDP 607/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 607/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 120/248 20/2000 RERS2020-PT-pb103-LTLFireability-14 2976725 m, 6050 m/sec, 16286064 t fired, .
[[35mlola[0m][.] 61 EF FNDP 612/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 612/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 125/248 20/2000 RERS2020-PT-pb103-LTLFireability-14 2980321 m, 719 m/sec, 17375493 t fired, .
[[35mlola[0m][.] 61 EF FNDP 617/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 617/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 130/248 20/2000 RERS2020-PT-pb103-LTLFireability-14 2982241 m, 384 m/sec, 18480263 t fired, .
[[35mlola[0m][.] 61 EF FNDP 622/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 622/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 135/248 20/2000 RERS2020-PT-pb103-LTLFireability-14 2983350 m, 221 m/sec, 19591454 t fired, .
[[35mlola[0m][.] 61 EF FNDP 627/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 627/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 140/248 20/2000 RERS2020-PT-pb103-LTLFireability-14 2984107 m, 151 m/sec, 20738799 t fired, .
[[35mlola[0m][.] 61 EF FNDP 632/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 632/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 145/248 20/2000 RERS2020-PT-pb103-LTLFireability-14 2984634 m, 105 m/sec, 21884480 t fired, .
[[35mlola[0m][.] 61 EF FNDP 637/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 637/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 150/248 20/2000 RERS2020-PT-pb103-LTLFireability-14 2985041 m, 81 m/sec, 23041123 t fired, .
[[35mlola[0m][.] 61 EF FNDP 642/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 642/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 155/248 20/2000 RERS2020-PT-pb103-LTLFireability-14 2985300 m, 51 m/sec, 24201754 t fired, .
[[35mlola[0m][.] 61 EF FNDP 647/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 647/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 160/248 20/2000 RERS2020-PT-pb103-LTLFireability-14 2985590 m, 58 m/sec, 25392137 t fired, .
[[35mlola[0m][.] 61 EF FNDP 652/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 652/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 165/248 20/2000 RERS2020-PT-pb103-LTLFireability-14 2985761 m, 34 m/sec, 26594851 t fired, .
[[35mlola[0m][.] 61 EF FNDP 657/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 657/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 170/248 20/2000 RERS2020-PT-pb103-LTLFireability-14 2985863 m, 20 m/sec, 27797615 t fired, .
[[35mlola[0m][.] 61 EF FNDP 662/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 662/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 175/248 20/2000 RERS2020-PT-pb103-LTLFireability-14 2985954 m, 18 m/sec, 29039290 t fired, .
[[35mlola[0m][.] 61 EF FNDP 667/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 667/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 180/248 20/2000 RERS2020-PT-pb103-LTLFireability-14 2985990 m, 7 m/sec, 30291659 t fired, .
[[35mlola[0m][.] 61 EF FNDP 672/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 672/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 185/248 20/2000 RERS2020-PT-pb103-LTLFireability-14 2986017 m, 5 m/sec, 31593091 t fired, .
[[35mlola[0m][.] 61 EF FNDP 677/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 677/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 190/248 21/2000 RERS2020-PT-pb103-LTLFireability-14 3036607 m, 10118 m/sec, 32870183 t fired, .
[[35mlola[0m][.] 61 EF FNDP 682/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 682/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 195/248 22/2000 RERS2020-PT-pb103-LTLFireability-14 3166113 m, 25901 m/sec, 34054135 t fired, .
[[35mlola[0m][.] 61 EF FNDP 687/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 687/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 200/248 22/2000 RERS2020-PT-pb103-LTLFireability-14 3275032 m, 21783 m/sec, 35273845 t fired, .
[[35mlola[0m][.] 61 EF FNDP 692/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 692/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 205/248 23/2000 RERS2020-PT-pb103-LTLFireability-14 3380643 m, 21122 m/sec, 36506585 t fired, .
[[35mlola[0m][.] 61 EF FNDP 697/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 697/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 210/248 24/2000 RERS2020-PT-pb103-LTLFireability-14 3508375 m, 25546 m/sec, 37690208 t fired, .
[[35mlola[0m][.] 61 EF FNDP 702/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 702/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 215/248 25/2000 RERS2020-PT-pb103-LTLFireability-14 3634163 m, 25157 m/sec, 38893618 t fired, .
[[35mlola[0m][.] 61 EF FNDP 707/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 707/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 220/248 25/2000 RERS2020-PT-pb103-LTLFireability-14 3762385 m, 25644 m/sec, 40116191 t fired, .
[[35mlola[0m][.] 61 EF FNDP 712/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 712/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 225/248 26/2000 RERS2020-PT-pb103-LTLFireability-14 3875496 m, 22622 m/sec, 41315649 t fired, .
[[35mlola[0m][.] 61 EF FNDP 717/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 717/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 230/248 27/2000 RERS2020-PT-pb103-LTLFireability-14 3997266 m, 24354 m/sec, 42540560 t fired, .
[[35mlola[0m][.] 61 EF FNDP 722/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 722/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 235/248 28/2000 RERS2020-PT-pb103-LTLFireability-14 4116259 m, 23798 m/sec, 43747143 t fired, .
[[35mlola[0m][.] 61 EF FNDP 727/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 727/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 240/248 29/2000 RERS2020-PT-pb103-LTLFireability-14 4232407 m, 23229 m/sec, 44899125 t fired, .
[[35mlola[0m][.] 61 EF FNDP 732/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 732/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 245/248 29/2000 RERS2020-PT-pb103-LTLFireability-14 4329256 m, 19369 m/sec, 46123348 t fired, .
[[35mlola[0m][.] 61 EF FNDP 737/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 737/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 53 (type EXCL) for RERS2020-PT-pb103-LTLFireability-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 1 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EF FNDP 742/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 742/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 RERS2020-PT-pb103-LTLFireability-10
[[35mlola[0m][I] time limit : 248 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 50 RERS2020-PT-pb103-LTLFireability-14
[[35mlola[0m][I] time limit : 2735 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for RERS2020-PT-pb103-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 35
[[35mlola[0m][I] fired transitions : 35
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 5/248 2/5 RERS2020-PT-pb103-LTLFireability-14 191184 m, -827614 m/sec, 464801 t fired, .
[[35mlola[0m][.] 61 EF FNDP 747/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 747/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 10/248 3/5 RERS2020-PT-pb103-LTLFireability-14 365687 m, 34900 m/sec, 961357 t fired, .
[[35mlola[0m][.] 61 EF FNDP 752/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 752/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 15/248 4/5 RERS2020-PT-pb103-LTLFireability-14 534043 m, 33671 m/sec, 1475912 t fired, .
[[35mlola[0m][.] 61 EF FNDP 757/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 757/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 20/248 5/5 RERS2020-PT-pb103-LTLFireability-14 695664 m, 32324 m/sec, 1997347 t fired, .
[[35mlola[0m][.] 61 EF FNDP 762/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 762/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 53 (type EXCL) for RERS2020-PT-pb103-LTLFireability-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EF FNDP 767/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 767/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 RERS2020-PT-pb103-LTLFireability-09
[[35mlola[0m][I] time limit : 271 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 5/271 2/2000 RERS2020-PT-pb103-LTLFireability-09 189918 m, 37983 m/sec, 461209 t fired, .
[[35mlola[0m][.] 61 EF FNDP 772/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 772/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 10/271 3/2000 RERS2020-PT-pb103-LTLFireability-09 363467 m, 34709 m/sec, 954828 t fired, .
[[35mlola[0m][.] 61 EF FNDP 777/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 777/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 15/271 4/2000 RERS2020-PT-pb103-LTLFireability-09 530342 m, 33375 m/sec, 1464070 t fired, .
[[35mlola[0m][.] 61 EF FNDP 782/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 782/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 20/271 5/2000 RERS2020-PT-pb103-LTLFireability-09 690964 m, 32124 m/sec, 1981840 t fired, .
[[35mlola[0m][.] 61 EF FNDP 787/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 787/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 25/271 6/2000 RERS2020-PT-pb103-LTLFireability-09 848389 m, 31485 m/sec, 2514614 t fired, .
[[35mlola[0m][.] 61 EF FNDP 792/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 792/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 30/271 7/2000 RERS2020-PT-pb103-LTLFireability-09 999315 m, 30185 m/sec, 3049783 t fired, .
[[35mlola[0m][.] 61 EF FNDP 797/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 797/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 35/271 8/2000 RERS2020-PT-pb103-LTLFireability-09 1148144 m, 29765 m/sec, 3600869 t fired, .
[[35mlola[0m][.] 61 EF FNDP 802/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 802/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 40/271 9/2000 RERS2020-PT-pb103-LTLFireability-09 1292203 m, 28811 m/sec, 4161957 t fired, .
[[35mlola[0m][.] 61 EF FNDP 807/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 807/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 45/271 10/2000 RERS2020-PT-pb103-LTLFireability-09 1431726 m, 27904 m/sec, 4737453 t fired, .
[[35mlola[0m][.] 61 EF FNDP 812/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 812/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 50/271 11/2000 RERS2020-PT-pb103-LTLFireability-09 1568167 m, 27288 m/sec, 5334908 t fired, .
[[35mlola[0m][.] 61 EF FNDP 817/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 817/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 55/271 12/2000 RERS2020-PT-pb103-LTLFireability-09 1699779 m, 26322 m/sec, 5950489 t fired, .
[[35mlola[0m][.] 61 EF FNDP 822/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 822/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 60/271 13/2000 RERS2020-PT-pb103-LTLFireability-09 1828199 m, 25684 m/sec, 6586222 t fired, .
[[35mlola[0m][.] 61 EF FNDP 827/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 827/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 65/271 14/2000 RERS2020-PT-pb103-LTLFireability-09 1950866 m, 24533 m/sec, 7233442 t fired, .
[[35mlola[0m][.] 61 EF FNDP 832/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 832/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 70/271 14/2000 RERS2020-PT-pb103-LTLFireability-09 2070484 m, 23923 m/sec, 7917913 t fired, .
[[35mlola[0m][.] 61 EF FNDP 837/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 837/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 75/271 15/2000 RERS2020-PT-pb103-LTLFireability-09 2185164 m, 22936 m/sec, 8610476 t fired, .
[[35mlola[0m][.] 61 EF FNDP 842/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 842/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 80/271 16/2000 RERS2020-PT-pb103-LTLFireability-09 2297538 m, 22474 m/sec, 9320653 t fired, .
[[35mlola[0m][.] 61 EF FNDP 847/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 847/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 85/271 17/2000 RERS2020-PT-pb103-LTLFireability-09 2405310 m, 21554 m/sec, 10069224 t fired, .
[[35mlola[0m][.] 61 EF FNDP 852/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 852/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 90/271 17/2000 RERS2020-PT-pb103-LTLFireability-09 2507894 m, 20516 m/sec, 10857402 t fired, .
[[35mlola[0m][.] 61 EF FNDP 857/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 857/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 95/271 18/2000 RERS2020-PT-pb103-LTLFireability-09 2607156 m, 19852 m/sec, 11705444 t fired, .
[[35mlola[0m][.] 61 EF FNDP 862/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 862/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 100/271 18/2000 RERS2020-PT-pb103-LTLFireability-09 2697164 m, 18001 m/sec, 12613025 t fired, .
[[35mlola[0m][.] 61 EF FNDP 867/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 867/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 105/271 19/2000 RERS2020-PT-pb103-LTLFireability-09 2791070 m, 18781 m/sec, 13539749 t fired, .
[[35mlola[0m][.] 61 EF FNDP 872/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 872/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 110/271 20/2000 RERS2020-PT-pb103-LTLFireability-09 2880478 m, 17881 m/sec, 14490834 t fired, .
[[35mlola[0m][.] 61 EF FNDP 877/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 877/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 115/271 20/2000 RERS2020-PT-pb103-LTLFireability-09 2960109 m, 15926 m/sec, 15500231 t fired, .
[[35mlola[0m][.] 61 EF FNDP 882/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 882/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 120/271 20/2000 RERS2020-PT-pb103-LTLFireability-09 2977924 m, 3563 m/sec, 16578273 t fired, .
[[35mlola[0m][.] 61 EF FNDP 887/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 887/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 125/271 20/2000 RERS2020-PT-pb103-LTLFireability-09 2980891 m, 593 m/sec, 17690763 t fired, .
[[35mlola[0m][.] 61 EF FNDP 892/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 892/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 130/271 20/2000 RERS2020-PT-pb103-LTLFireability-09 2982531 m, 328 m/sec, 18813833 t fired, .
[[35mlola[0m][.] 61 EF FNDP 897/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 897/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 135/271 20/2000 RERS2020-PT-pb103-LTLFireability-09 2983608 m, 215 m/sec, 19938458 t fired, .
[[35mlola[0m][.] 61 EF FNDP 902/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 902/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 140/271 20/2000 RERS2020-PT-pb103-LTLFireability-09 2984349 m, 148 m/sec, 21109190 t fired, .
[[35mlola[0m][.] 61 EF FNDP 907/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 907/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 145/271 20/2000 RERS2020-PT-pb103-LTLFireability-09 2984759 m, 82 m/sec, 22255879 t fired, .
[[35mlola[0m][.] 61 EF FNDP 912/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 912/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 150/271 20/2000 RERS2020-PT-pb103-LTLFireability-09 2985127 m, 73 m/sec, 23431056 t fired, .
[[35mlola[0m][.] 61 EF FNDP 917/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 917/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 155/271 20/2000 RERS2020-PT-pb103-LTLFireability-09 2985394 m, 53 m/sec, 24586065 t fired, .
[[35mlola[0m][.] 61 EF FNDP 922/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 922/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 160/271 20/2000 RERS2020-PT-pb103-LTLFireability-09 2985663 m, 53 m/sec, 25739835 t fired, .
[[35mlola[0m][.] 61 EF FNDP 927/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 927/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 165/271 20/2000 RERS2020-PT-pb103-LTLFireability-09 2985806 m, 28 m/sec, 26933975 t fired, .
[[35mlola[0m][.] 61 EF FNDP 932/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 932/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 170/271 20/2000 RERS2020-PT-pb103-LTLFireability-09 2985894 m, 17 m/sec, 28135430 t fired, .
[[35mlola[0m][.] 61 EF FNDP 937/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 937/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 175/271 20/2000 RERS2020-PT-pb103-LTLFireability-09 2985974 m, 16 m/sec, 29379123 t fired, .
[[35mlola[0m][.] 61 EF FNDP 942/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 942/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 180/271 20/2000 RERS2020-PT-pb103-LTLFireability-09 2986011 m, 7 m/sec, 30650112 t fired, .
[[35mlola[0m][.] 61 EF FNDP 947/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 947/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 185/271 20/2000 RERS2020-PT-pb103-LTLFireability-09 2986017 m, 1 m/sec, 31943320 t fired, .
[[35mlola[0m][.] 61 EF FNDP 952/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 952/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 190/271 21/2000 RERS2020-PT-pb103-LTLFireability-09 3068596 m, 16515 m/sec, 33173064 t fired, .
[[35mlola[0m][.] 61 EF FNDP 957/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 957/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 195/271 22/2000 RERS2020-PT-pb103-LTLFireability-09 3193163 m, 24913 m/sec, 34325061 t fired, .
[[35mlola[0m][.] 61 EF FNDP 962/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 962/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 200/271 22/2000 RERS2020-PT-pb103-LTLFireability-09 3296869 m, 20741 m/sec, 35543758 t fired, .
[[35mlola[0m][.] 61 EF FNDP 967/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 967/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 205/271 23/2000 RERS2020-PT-pb103-LTLFireability-09 3407835 m, 22193 m/sec, 36753480 t fired, .
[[35mlola[0m][.] 61 EF FNDP 972/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 972/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 210/271 24/2000 RERS2020-PT-pb103-LTLFireability-09 3532101 m, 24853 m/sec, 37923495 t fired, .
[[35mlola[0m][.] 61 EF FNDP 977/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 977/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 215/271 25/2000 RERS2020-PT-pb103-LTLFireability-09 3660535 m, 25686 m/sec, 39124504 t fired, .
[[35mlola[0m][.] 61 EF FNDP 982/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 982/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 220/271 26/2000 RERS2020-PT-pb103-LTLFireability-09 3783279 m, 24548 m/sec, 40337792 t fired, .
[[35mlola[0m][.] 61 EF FNDP 987/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 987/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 225/271 26/2000 RERS2020-PT-pb103-LTLFireability-09 3898253 m, 22994 m/sec, 41518953 t fired, .
[[35mlola[0m][.] 61 EF FNDP 992/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 992/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 230/271 27/2000 RERS2020-PT-pb103-LTLFireability-09 4012677 m, 22884 m/sec, 42710366 t fired, .
[[35mlola[0m][.] 61 EF FNDP 997/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 997/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 235/271 28/2000 RERS2020-PT-pb103-LTLFireability-09 4128678 m, 23200 m/sec, 43880047 t fired, .
[[35mlola[0m][.] 61 EF FNDP 1002/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 1002/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 240/271 29/2000 RERS2020-PT-pb103-LTLFireability-09 4245292 m, 23322 m/sec, 45011303 t fired, .
[[35mlola[0m][.] 61 EF FNDP 1007/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 1007/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 245/271 29/2000 RERS2020-PT-pb103-LTLFireability-09 4337630 m, 18467 m/sec, 46226615 t fired, .
[[35mlola[0m][.] 61 EF FNDP 1012/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 1012/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 250/271 30/2000 RERS2020-PT-pb103-LTLFireability-09 4445384 m, 21550 m/sec, 47463755 t fired, .
[[35mlola[0m][.] 61 EF FNDP 1017/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 1017/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 255/271 31/2000 RERS2020-PT-pb103-LTLFireability-09 4554927 m, 21908 m/sec, 48718405 t fired, .
[[35mlola[0m][.] 61 EF FNDP 1022/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 1022/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 260/271 32/2000 RERS2020-PT-pb103-LTLFireability-09 4714753 m, 31965 m/sec, 49469270 t fired, .
[[35mlola[0m][.] 61 EF FNDP 1027/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 1027/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 265/271 33/2000 RERS2020-PT-pb103-LTLFireability-09 4901926 m, 37434 m/sec, 49940166 t fired, .
[[35mlola[0m][.] 61 EF FNDP 1032/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 1032/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 270/271 34/2000 RERS2020-PT-pb103-LTLFireability-09 5079087 m, 35432 m/sec, 50426518 t fired, .
[[35mlola[0m][.] 61 EF FNDP 1037/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 1037/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 32 (type EXCL) for RERS2020-PT-pb103-LTLFireability-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-08: CONJ 0 2 2 0 2 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EF FNDP 1042/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 1042/3477 0/5 RERS2020-PT-pb103-LTLFireability-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 24 RERS2020-PT-pb103-LTLFireability-08
[[35mlola[0m][I] time limit : 270 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 RERS2020-PT-pb103-LTLFireability-09
[[35mlola[0m][I] time limit : 2435 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for RERS2020-PT-pb103-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 35
[[35mlola[0m][I] fired transitions : 35
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 61 (type FNDP) for RERS2020-PT-pb103-LTLFireability-08 (obsolete)
[[35mlola[0m][W] CANCELED task # 62 (type EQUN) for RERS2020-PT-pb103-LTLFireability-08 (obsolete)
[[35mlola[0m][I] FINISHED task # 61 (type FNDP) for RERS2020-PT-pb103-LTLFireability-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 2
[[35mlola[0m][I] time used : 1042
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 5/304 2/5 RERS2020-PT-pb103-LTLFireability-09 188185 m, -978180 m/sec, 456592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 10/304 3/5 RERS2020-PT-pb103-LTLFireability-09 359525 m, 34268 m/sec, 943312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 15/304 4/5 RERS2020-PT-pb103-LTLFireability-09 525420 m, 33179 m/sec, 1448955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 20/304 5/5 RERS2020-PT-pb103-LTLFireability-09 684151 m, 31746 m/sec, 1959453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 32 (type EXCL) for RERS2020-PT-pb103-LTLFireability-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 RERS2020-PT-pb103-LTLFireability-06
[[35mlola[0m][I] time limit : 344 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 5/344 2/2000 RERS2020-PT-pb103-LTLFireability-06 193138 m, 38627 m/sec, 470323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 10/344 3/2000 RERS2020-PT-pb103-LTLFireability-06 369519 m, 35276 m/sec, 972624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 15/344 4/2000 RERS2020-PT-pb103-LTLFireability-06 540939 m, 34284 m/sec, 1497658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 20/344 5/2000 RERS2020-PT-pb103-LTLFireability-06 704248 m, 32661 m/sec, 2025594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 25/344 6/2000 RERS2020-PT-pb103-LTLFireability-06 864296 m, 32009 m/sec, 2569507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 30/344 7/2000 RERS2020-PT-pb103-LTLFireability-06 1020072 m, 31155 m/sec, 3125143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 35/344 8/2000 RERS2020-PT-pb103-LTLFireability-06 1171361 m, 30257 m/sec, 3689380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 40/344 9/2000 RERS2020-PT-pb103-LTLFireability-06 1320500 m, 29827 m/sec, 4274995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 45/344 10/2000 RERS2020-PT-pb103-LTLFireability-06 1462996 m, 28499 m/sec, 4871234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 50/344 11/2000 RERS2020-PT-pb103-LTLFireability-06 1602687 m, 27938 m/sec, 5495133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 55/344 12/2000 RERS2020-PT-pb103-LTLFireability-06 1738774 m, 27217 m/sec, 6141690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 60/344 13/2000 RERS2020-PT-pb103-LTLFireability-06 1870193 m, 26283 m/sec, 6803717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 65/344 14/2000 RERS2020-PT-pb103-LTLFireability-06 1998480 m, 25657 m/sec, 7501074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 70/344 15/2000 RERS2020-PT-pb103-LTLFireability-06 2120802 m, 24464 m/sec, 8216512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 75/344 15/2000 RERS2020-PT-pb103-LTLFireability-06 2240278 m, 23895 m/sec, 8953916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 80/344 16/2000 RERS2020-PT-pb103-LTLFireability-06 2355956 m, 23135 m/sec, 9725233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 85/344 17/2000 RERS2020-PT-pb103-LTLFireability-06 2466262 m, 22061 m/sec, 10530806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 90/344 18/2000 RERS2020-PT-pb103-LTLFireability-06 2572598 m, 21267 m/sec, 11394792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 95/344 18/2000 RERS2020-PT-pb103-LTLFireability-06 2668814 m, 19243 m/sec, 12293391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 100/344 19/2000 RERS2020-PT-pb103-LTLFireability-06 2759927 m, 18222 m/sec, 13230174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 105/344 19/2000 RERS2020-PT-pb103-LTLFireability-06 2854662 m, 18947 m/sec, 14201323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 110/344 20/2000 RERS2020-PT-pb103-LTLFireability-06 2944187 m, 17905 m/sec, 15208600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 115/344 20/2000 RERS2020-PT-pb103-LTLFireability-06 2976745 m, 6511 m/sec, 16296903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 120/344 20/2000 RERS2020-PT-pb103-LTLFireability-06 2980458 m, 742 m/sec, 17458852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 125/344 20/2000 RERS2020-PT-pb103-LTLFireability-06 2982350 m, 378 m/sec, 18623464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 130/344 20/2000 RERS2020-PT-pb103-LTLFireability-06 2983489 m, 227 m/sec, 19804554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 135/344 20/2000 RERS2020-PT-pb103-LTLFireability-06 2984299 m, 162 m/sec, 21008872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 140/344 20/2000 RERS2020-PT-pb103-LTLFireability-06 2984722 m, 84 m/sec, 22206120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 145/344 20/2000 RERS2020-PT-pb103-LTLFireability-06 2985120 m, 79 m/sec, 23407485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 150/344 20/2000 RERS2020-PT-pb103-LTLFireability-06 2985397 m, 55 m/sec, 24610282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 155/344 20/2000 RERS2020-PT-pb103-LTLFireability-06 2985677 m, 56 m/sec, 25847352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 160/344 20/2000 RERS2020-PT-pb103-LTLFireability-06 2985819 m, 28 m/sec, 27071617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 165/344 20/2000 RERS2020-PT-pb103-LTLFireability-06 2985905 m, 17 m/sec, 28303609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 170/344 20/2000 RERS2020-PT-pb103-LTLFireability-06 2985983 m, 15 m/sec, 29557580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 175/344 20/2000 RERS2020-PT-pb103-LTLFireability-06 2986013 m, 6 m/sec, 30821547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 180/344 20/2000 RERS2020-PT-pb103-LTLFireability-06 2986017 m, 0 m/sec, 32125197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 185/344 21/2000 RERS2020-PT-pb103-LTLFireability-06 3090320 m, 20860 m/sec, 33336383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 190/344 22/2000 RERS2020-PT-pb103-LTLFireability-06 3211909 m, 24317 m/sec, 34538636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 195/344 23/2000 RERS2020-PT-pb103-LTLFireability-06 3318538 m, 21325 m/sec, 35784993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 200/344 23/2000 RERS2020-PT-pb103-LTLFireability-06 3436829 m, 23658 m/sec, 36993221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 205/344 24/2000 RERS2020-PT-pb103-LTLFireability-06 3561341 m, 24902 m/sec, 38198703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 210/344 25/2000 RERS2020-PT-pb103-LTLFireability-06 3692383 m, 26208 m/sec, 39420752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 215/344 26/2000 RERS2020-PT-pb103-LTLFireability-06 3808730 m, 23269 m/sec, 40657624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 220/344 27/2000 RERS2020-PT-pb103-LTLFireability-06 3932274 m, 24708 m/sec, 41859034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 225/344 27/2000 RERS2020-PT-pb103-LTLFireability-06 4053972 m, 24339 m/sec, 43089329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 230/344 28/2000 RERS2020-PT-pb103-LTLFireability-06 4168008 m, 22807 m/sec, 44293960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 235/344 29/2000 RERS2020-PT-pb103-LTLFireability-06 4281643 m, 22727 m/sec, 45477385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 240/344 30/2000 RERS2020-PT-pb103-LTLFireability-06 4381274 m, 19926 m/sec, 46732791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 245/344 30/2000 RERS2020-PT-pb103-LTLFireability-06 4492345 m, 22214 m/sec, 47977112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 250/344 31/2000 RERS2020-PT-pb103-LTLFireability-06 4597567 m, 21044 m/sec, 49210209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 255/344 32/2000 RERS2020-PT-pb103-LTLFireability-06 4789124 m, 38311 m/sec, 49648897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 260/344 34/2000 RERS2020-PT-pb103-LTLFireability-06 4968076 m, 35790 m/sec, 50118637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 265/344 35/2000 RERS2020-PT-pb103-LTLFireability-06 5140082 m, 34401 m/sec, 50602288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 270/344 36/2000 RERS2020-PT-pb103-LTLFireability-06 5309566 m, 33896 m/sec, 51109382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 275/344 37/2000 RERS2020-PT-pb103-LTLFireability-06 5473710 m, 32828 m/sec, 51631122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 280/344 38/2000 RERS2020-PT-pb103-LTLFireability-06 5634043 m, 32066 m/sec, 52165017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 285/344 39/2000 RERS2020-PT-pb103-LTLFireability-06 5792199 m, 31631 m/sec, 52716096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 290/344 40/2000 RERS2020-PT-pb103-LTLFireability-06 5945932 m, 30746 m/sec, 53276834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 295/344 41/2000 RERS2020-PT-pb103-LTLFireability-06 6097076 m, 30228 m/sec, 53856963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 300/344 42/2000 RERS2020-PT-pb103-LTLFireability-06 6245972 m, 29779 m/sec, 54453620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 305/344 43/2000 RERS2020-PT-pb103-LTLFireability-06 6390093 m, 28824 m/sec, 55056530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 310/344 44/2000 RERS2020-PT-pb103-LTLFireability-06 6531624 m, 28306 m/sec, 55679716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 315/344 45/2000 RERS2020-PT-pb103-LTLFireability-06 6671540 m, 27983 m/sec, 56324029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 320/344 46/2000 RERS2020-PT-pb103-LTLFireability-06 6807135 m, 27119 m/sec, 56980167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 325/344 47/2000 RERS2020-PT-pb103-LTLFireability-06 6939780 m, 26529 m/sec, 57658743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 330/344 48/2000 RERS2020-PT-pb103-LTLFireability-06 7069959 m, 26035 m/sec, 58359553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 335/344 48/2000 RERS2020-PT-pb103-LTLFireability-06 7196029 m, 25214 m/sec, 59071648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 340/344 49/2000 RERS2020-PT-pb103-LTLFireability-06 7318457 m, 24485 m/sec, 59811371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 19 (type EXCL) for RERS2020-PT-pb103-LTLFireability-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 RERS2020-PT-pb103-LTLFireability-05
[[35mlola[0m][I] time limit : 344 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 RERS2020-PT-pb103-LTLFireability-06
[[35mlola[0m][I] time limit : 2065 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for RERS2020-PT-pb103-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 35
[[35mlola[0m][I] fired transitions : 35
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 5/344 2/5 RERS2020-PT-pb103-LTLFireability-06 185162 m, -1426659 m/sec, 448322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 10/344 3/5 RERS2020-PT-pb103-LTLFireability-06 355666 m, 34100 m/sec, 931797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 15/344 4/5 RERS2020-PT-pb103-LTLFireability-06 518758 m, 32618 m/sec, 1428642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 20/344 5/5 RERS2020-PT-pb103-LTLFireability-06 677380 m, 31724 m/sec, 1937257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 19 (type EXCL) for RERS2020-PT-pb103-LTLFireability-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 RERS2020-PT-pb103-LTLFireability-04
[[35mlola[0m][I] time limit : 408 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 5/408 2/2000 RERS2020-PT-pb103-LTLFireability-04 189248 m, 37849 m/sec, 432098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 10/408 3/2000 RERS2020-PT-pb103-LTLFireability-04 369845 m, 36119 m/sec, 904010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 15/408 4/2000 RERS2020-PT-pb103-LTLFireability-04 545975 m, 35226 m/sec, 1393783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 20/408 5/2000 RERS2020-PT-pb103-LTLFireability-04 718921 m, 34589 m/sec, 1895012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 25/408 6/2000 RERS2020-PT-pb103-LTLFireability-04 889945 m, 34204 m/sec, 2407938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 30/408 7/2000 RERS2020-PT-pb103-LTLFireability-04 1060122 m, 34035 m/sec, 2932463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 35/408 8/2000 RERS2020-PT-pb103-LTLFireability-04 1227552 m, 33486 m/sec, 3460097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 40/408 10/2000 RERS2020-PT-pb103-LTLFireability-04 1393654 m, 33220 m/sec, 3997137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 45/408 11/2000 RERS2020-PT-pb103-LTLFireability-04 1559388 m, 33146 m/sec, 4547752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 50/408 12/2000 RERS2020-PT-pb103-LTLFireability-04 1723674 m, 32857 m/sec, 5105314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 55/408 13/2000 RERS2020-PT-pb103-LTLFireability-04 1887793 m, 32823 m/sec, 5675720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 60/408 14/2000 RERS2020-PT-pb103-LTLFireability-04 2048929 m, 32227 m/sec, 6246188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 65/408 15/2000 RERS2020-PT-pb103-LTLFireability-04 2206917 m, 31597 m/sec, 6821346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 70/408 16/2000 RERS2020-PT-pb103-LTLFireability-04 2365014 m, 31619 m/sec, 7409701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 75/408 17/2000 RERS2020-PT-pb103-LTLFireability-04 2520933 m, 31183 m/sec, 8011927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 80/408 18/2000 RERS2020-PT-pb103-LTLFireability-04 2674007 m, 30614 m/sec, 8618701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 85/408 19/2000 RERS2020-PT-pb103-LTLFireability-04 2826541 m, 30506 m/sec, 9240417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 90/408 20/2000 RERS2020-PT-pb103-LTLFireability-04 2977801 m, 30252 m/sec, 9881108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 95/408 21/2000 RERS2020-PT-pb103-LTLFireability-04 3127699 m, 29979 m/sec, 10528425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 100/408 22/2000 RERS2020-PT-pb103-LTLFireability-04 3275608 m, 29581 m/sec, 11189908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 105/408 22/2000 RERS2020-PT-pb103-LTLFireability-04 3422605 m, 29399 m/sec, 11864457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 110/408 23/2000 RERS2020-PT-pb103-LTLFireability-04 3566413 m, 28761 m/sec, 12544011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 115/408 24/2000 RERS2020-PT-pb103-LTLFireability-04 3709120 m, 28541 m/sec, 13258482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 120/408 25/2000 RERS2020-PT-pb103-LTLFireability-04 3851314 m, 28438 m/sec, 13979147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 125/408 26/2000 RERS2020-PT-pb103-LTLFireability-04 3990828 m, 27902 m/sec, 14707757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 130/408 27/2000 RERS2020-PT-pb103-LTLFireability-04 4129390 m, 27712 m/sec, 15445690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 135/408 28/2000 RERS2020-PT-pb103-LTLFireability-04 4266409 m, 27403 m/sec, 16195219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 140/408 29/2000 RERS2020-PT-pb103-LTLFireability-04 4399919 m, 26702 m/sec, 16955495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 145/408 29/2000 RERS2020-PT-pb103-LTLFireability-04 4531294 m, 26275 m/sec, 17741591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 150/408 30/2000 RERS2020-PT-pb103-LTLFireability-04 4659761 m, 25693 m/sec, 18551289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 155/408 31/2000 RERS2020-PT-pb103-LTLFireability-04 4786897 m, 25427 m/sec, 19372297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 160/408 32/2000 RERS2020-PT-pb103-LTLFireability-04 4910737 m, 24768 m/sec, 20217959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 165/408 33/2000 RERS2020-PT-pb103-LTLFireability-04 5031169 m, 24086 m/sec, 21109448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 171/408 33/2000 RERS2020-PT-pb103-LTLFireability-04 5130969 m, 19960 m/sec, 21919803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 176/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5184097 m, 10625 m/sec, 22363520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 181/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5208234 m, 4827 m/sec, 22587805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 187/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5215803 m, 1513 m/sec, 22668425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1747 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 192/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5218362 m, 511 m/sec, 22690172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1752 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 198/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5224194 m, 1166 m/sec, 22738132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1758 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 204/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5228640 m, 889 m/sec, 22780087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1764 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 210/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5231723 m, 616 m/sec, 22804513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 216/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5233031 m, 261 m/sec, 22818881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 222/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5235201 m, 434 m/sec, 22842141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1782 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 228/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5237732 m, 506 m/sec, 22870481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1788 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 234/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5240158 m, 485 m/sec, 22900721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1794 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 240/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5240604 m, 89 m/sec, 22905847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 246/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5240825 m, 44 m/sec, 22908310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1806 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 252/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5241086 m, 52 m/sec, 22911588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1812 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 258/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5241364 m, 55 m/sec, 22915284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1818 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 264/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5243820 m, 491 m/sec, 22942767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1824 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 270/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5247019 m, 639 m/sec, 22965908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 275/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5249033 m, 402 m/sec, 22981629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 281/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5253562 m, 905 m/sec, 23024000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1841 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 287/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5256849 m, 657 m/sec, 23050773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1847 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 293/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5258595 m, 349 m/sec, 23065999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1853 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 299/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5261728 m, 626 m/sec, 23093360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1859 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 305/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5264486 m, 551 m/sec, 23112939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 311/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5268394 m, 781 m/sec, 23146885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1871 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 345/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5270288 m, 378 m/sec, 23160905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1907 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS2020-PT-pb103-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-14: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] RERS2020-PT-pb103-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 393/408 34/2000 RERS2020-PT-pb103-LTLFireability-04 5275563 m, 1055 m/sec, 23200266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1956 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS2020-PT-pb103"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is RERS2020-PT-pb103, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662340300348"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RERS2020-PT-pb103.tgz
mv RERS2020-PT-pb103 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;