About the Execution of LoLA for RERS17pb113-PT-7
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.548 | 437008.00 | 733366.00 | 1594.40 | ????????????F??? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662339900164.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is RERS17pb113-PT-7, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662339900164
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 15M
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K May 19 07:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K May 19 16:15 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K May 19 07:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 18:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.4K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 72K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 65K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K May 19 07:14 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K May 19 15:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 2 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 15M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb113-PT-7-LTLFireability-00
FORMULA_NAME RERS17pb113-PT-7-LTLFireability-01
FORMULA_NAME RERS17pb113-PT-7-LTLFireability-02
FORMULA_NAME RERS17pb113-PT-7-LTLFireability-03
FORMULA_NAME RERS17pb113-PT-7-LTLFireability-04
FORMULA_NAME RERS17pb113-PT-7-LTLFireability-05
FORMULA_NAME RERS17pb113-PT-7-LTLFireability-06
FORMULA_NAME RERS17pb113-PT-7-LTLFireability-07
FORMULA_NAME RERS17pb113-PT-7-LTLFireability-08
FORMULA_NAME RERS17pb113-PT-7-LTLFireability-09
FORMULA_NAME RERS17pb113-PT-7-LTLFireability-10
FORMULA_NAME RERS17pb113-PT-7-LTLFireability-11
FORMULA_NAME RERS17pb113-PT-7-LTLFireability-12
FORMULA_NAME RERS17pb113-PT-7-LTLFireability-13
FORMULA_NAME RERS17pb113-PT-7-LTLFireability-14
FORMULA_NAME RERS17pb113-PT-7-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717255278254
FORMULA RERS17pb113-PT-7-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717255715262
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 RERS17pb113-PT-7-LTLFireability-15
[[35mlola[0m][I] time limit : 194 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 1/194 1/2000 RERS17pb113-PT-7-LTLFireability-15 8193 m, 1638 m/sec, 8192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 6/194 2/2000 RERS17pb113-PT-7-LTLFireability-15 67959 m, 11953 m/sec, 67958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 11/194 2/2000 RERS17pb113-PT-7-LTLFireability-15 114154 m, 9239 m/sec, 114153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 53 (type FNDP) for 40 RERS17pb113-PT-7-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EQUN) for 40 RERS17pb113-PT-7-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 53 (type FNDP) for RERS17pb113-PT-7-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 54 (type EQUN) for RERS17pb113-PT-7-LTLFireability-12 (obsolete)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 16/206 4/2000 RERS17pb113-PT-7-LTLFireability-15 191452 m, 15459 m/sec, 191451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 54 (type EQUN) for RERS17pb113-PT-7-LTLFireability-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for RERS17pb113-PT-7-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 334135
[[35mlola[0m][I] fired transitions : 334135
[[35mlola[0m][I] time used : 20
[[35mlola[0m][I] memory pages used : 6
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 RERS17pb113-PT-7-LTLFireability-14
[[35mlola[0m][I] time limit : 218 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 1/218 1/2000 RERS17pb113-PT-7-LTLFireability-14 53948 m, 10789 m/sec, 53948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 6/218 5/2000 RERS17pb113-PT-7-LTLFireability-14 255834 m, 40377 m/sec, 255833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 11/218 8/2000 RERS17pb113-PT-7-LTLFireability-14 452434 m, 39320 m/sec, 452438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 16/218 11/2000 RERS17pb113-PT-7-LTLFireability-14 646495 m, 38812 m/sec, 646498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 21/218 13/2000 RERS17pb113-PT-7-LTLFireability-14 837705 m, 38242 m/sec, 837719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 26/218 16/2000 RERS17pb113-PT-7-LTLFireability-14 1035427 m, 39544 m/sec, 1035459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 31/218 19/2000 RERS17pb113-PT-7-LTLFireability-14 1233988 m, 39712 m/sec, 1234058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 36/218 22/2000 RERS17pb113-PT-7-LTLFireability-14 1430098 m, 39222 m/sec, 1430190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 41/218 25/2000 RERS17pb113-PT-7-LTLFireability-14 1624329 m, 38846 m/sec, 1624442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 46/218 28/2000 RERS17pb113-PT-7-LTLFireability-14 1818539 m, 38842 m/sec, 1818673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 51/218 31/2000 RERS17pb113-PT-7-LTLFireability-14 2013048 m, 38901 m/sec, 2013235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 56/218 34/2000 RERS17pb113-PT-7-LTLFireability-14 2207296 m, 38849 m/sec, 2207508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 61/218 37/2000 RERS17pb113-PT-7-LTLFireability-14 2401772 m, 38895 m/sec, 2402009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 66/218 40/2000 RERS17pb113-PT-7-LTLFireability-14 2595317 m, 38709 m/sec, 2595572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 71/218 43/2000 RERS17pb113-PT-7-LTLFireability-14 2789368 m, 38810 m/sec, 2789653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 76/218 46/2000 RERS17pb113-PT-7-LTLFireability-14 2983040 m, 38734 m/sec, 2983348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 81/218 48/2000 RERS17pb113-PT-7-LTLFireability-14 3173453 m, 38082 m/sec, 3173784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 86/218 51/2000 RERS17pb113-PT-7-LTLFireability-14 3364336 m, 38176 m/sec, 3364710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 91/218 54/2000 RERS17pb113-PT-7-LTLFireability-14 3554628 m, 38058 m/sec, 3555024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 96/218 56/2000 RERS17pb113-PT-7-LTLFireability-14 3702859 m, 29646 m/sec, 3703256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 115/218 58/2000 RERS17pb113-PT-7-LTLFireability-14 3815229 m, 22474 m/sec, 3815652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb113-PT-7"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is RERS17pb113-PT-7, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662339900164"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb113-PT-7.tgz
mv RERS17pb113-PT-7 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;