About the Execution of LoLA for RERS17pb113-PT-7
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16105.632 | 386271.00 | 644839.00 | 992.10 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662339900162.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is RERS17pb113-PT-7, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662339900162
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 15M
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K May 19 07:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K May 19 16:15 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K May 19 07:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 18:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.4K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 72K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 65K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K May 19 07:14 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K May 19 15:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 2 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 15M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb113-PT-7-CTLFireability-2024-00
FORMULA_NAME RERS17pb113-PT-7-CTLFireability-2024-01
FORMULA_NAME RERS17pb113-PT-7-CTLFireability-2024-02
FORMULA_NAME RERS17pb113-PT-7-CTLFireability-2024-03
FORMULA_NAME RERS17pb113-PT-7-CTLFireability-2024-04
FORMULA_NAME RERS17pb113-PT-7-CTLFireability-2024-05
FORMULA_NAME RERS17pb113-PT-7-CTLFireability-2024-06
FORMULA_NAME RERS17pb113-PT-7-CTLFireability-2024-07
FORMULA_NAME RERS17pb113-PT-7-CTLFireability-2024-08
FORMULA_NAME RERS17pb113-PT-7-CTLFireability-2024-09
FORMULA_NAME RERS17pb113-PT-7-CTLFireability-2024-10
FORMULA_NAME RERS17pb113-PT-7-CTLFireability-2024-11
FORMULA_NAME RERS17pb113-PT-7-CTLFireability-2023-12
FORMULA_NAME RERS17pb113-PT-7-CTLFireability-2023-13
FORMULA_NAME RERS17pb113-PT-7-CTLFireability-2023-14
FORMULA_NAME RERS17pb113-PT-7-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717255171806
BK_STOP 1717255558077
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-07: DISJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-12: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-7-CTLFireability-2023-15: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb113-PT-7"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is RERS17pb113-PT-7, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662339900162"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb113-PT-7.tgz
mv RERS17pb113-PT-7 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;