About the Execution of LoLA for RERS17pb113-PT-6
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.004 | 565064.00 | 798157.00 | 2001.10 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662339900156.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is RERS17pb113-PT-6, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662339900156
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 16M
-rw-r--r-- 1 mcc users 7.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 88K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.1K May 19 07:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K May 19 16:15 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K May 19 07:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 19 18:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 123K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 17K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 109K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K May 19 07:14 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K May 19 15:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 2 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 15M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb113-PT-6-LTLFireability-00
FORMULA_NAME RERS17pb113-PT-6-LTLFireability-01
FORMULA_NAME RERS17pb113-PT-6-LTLFireability-02
FORMULA_NAME RERS17pb113-PT-6-LTLFireability-03
FORMULA_NAME RERS17pb113-PT-6-LTLFireability-04
FORMULA_NAME RERS17pb113-PT-6-LTLFireability-05
FORMULA_NAME RERS17pb113-PT-6-LTLFireability-06
FORMULA_NAME RERS17pb113-PT-6-LTLFireability-07
FORMULA_NAME RERS17pb113-PT-6-LTLFireability-08
FORMULA_NAME RERS17pb113-PT-6-LTLFireability-09
FORMULA_NAME RERS17pb113-PT-6-LTLFireability-10
FORMULA_NAME RERS17pb113-PT-6-LTLFireability-11
FORMULA_NAME RERS17pb113-PT-6-LTLFireability-12
FORMULA_NAME RERS17pb113-PT-6-LTLFireability-13
FORMULA_NAME RERS17pb113-PT-6-LTLFireability-14
FORMULA_NAME RERS17pb113-PT-6-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717254689274
BK_STOP 1717255254338
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 9 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 14 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 19 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 RERS17pb113-PT-6-LTLFireability-10
[[35mlola[0m][I] time limit : 205 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 4/205 2/2000 RERS17pb113-PT-6-LTLFireability-10 76038 m, 15207 m/sec, 76037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 9/205 3/2000 RERS17pb113-PT-6-LTLFireability-10 165446 m, 17881 m/sec, 165445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 14/205 4/2000 RERS17pb113-PT-6-LTLFireability-10 237058 m, 14322 m/sec, 237057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 19/205 7/2000 RERS17pb113-PT-6-LTLFireability-10 432889 m, 39166 m/sec, 432888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 24/205 10/2000 RERS17pb113-PT-6-LTLFireability-10 630785 m, 39579 m/sec, 630819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 29/205 13/2000 RERS17pb113-PT-6-LTLFireability-10 825920 m, 39027 m/sec, 825979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 34/205 16/2000 RERS17pb113-PT-6-LTLFireability-10 1018258 m, 38467 m/sec, 1018328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 39/205 19/2000 RERS17pb113-PT-6-LTLFireability-10 1209462 m, 38240 m/sec, 1209544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 44/205 22/2000 RERS17pb113-PT-6-LTLFireability-10 1400827 m, 38273 m/sec, 1400912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 49/205 25/2000 RERS17pb113-PT-6-LTLFireability-10 1592864 m, 38407 m/sec, 1592957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 54/205 28/2000 RERS17pb113-PT-6-LTLFireability-10 1781174 m, 37662 m/sec, 1781276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 59/205 31/2000 RERS17pb113-PT-6-LTLFireability-10 1968723 m, 37509 m/sec, 1968861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 64/205 33/2000 RERS17pb113-PT-6-LTLFireability-10 2157599 m, 37775 m/sec, 2157740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 69/205 36/2000 RERS17pb113-PT-6-LTLFireability-10 2344565 m, 37393 m/sec, 2344708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 74/205 39/2000 RERS17pb113-PT-6-LTLFireability-10 2534026 m, 37892 m/sec, 2534277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 79/205 42/2000 RERS17pb113-PT-6-LTLFireability-10 2723516 m, 37898 m/sec, 2723800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 84/205 45/2000 RERS17pb113-PT-6-LTLFireability-10 2912658 m, 37828 m/sec, 2912977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 89/205 47/2000 RERS17pb113-PT-6-LTLFireability-10 3103983 m, 38265 m/sec, 3104306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 94/205 50/2000 RERS17pb113-PT-6-LTLFireability-10 3294703 m, 38144 m/sec, 3295045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 99/205 53/2000 RERS17pb113-PT-6-LTLFireability-10 3486733 m, 38406 m/sec, 3487084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 104/205 56/2000 RERS17pb113-PT-6-LTLFireability-10 3679156 m, 38484 m/sec, 3679527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 109/205 59/2000 RERS17pb113-PT-6-LTLFireability-10 3870666 m, 38302 m/sec, 3871072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 114/205 62/2000 RERS17pb113-PT-6-LTLFireability-10 4063636 m, 38594 m/sec, 4064081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 119/205 64/2000 RERS17pb113-PT-6-LTLFireability-10 4258395 m, 38951 m/sec, 4258852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 124/205 67/2000 RERS17pb113-PT-6-LTLFireability-10 4450006 m, 38322 m/sec, 4450496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 129/205 70/2000 RERS17pb113-PT-6-LTLFireability-10 4641425 m, 38283 m/sec, 4641954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 134/205 73/2000 RERS17pb113-PT-6-LTLFireability-10 4834424 m, 38599 m/sec, 4834995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 139/205 76/2000 RERS17pb113-PT-6-LTLFireability-10 5025053 m, 38125 m/sec, 5025726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 144/205 78/2000 RERS17pb113-PT-6-LTLFireability-10 5217634 m, 38516 m/sec, 5218315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 149/205 81/2000 RERS17pb113-PT-6-LTLFireability-10 5411878 m, 38848 m/sec, 5412596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 154/205 84/2000 RERS17pb113-PT-6-LTLFireability-10 5602766 m, 38177 m/sec, 5603486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 159/205 87/2000 RERS17pb113-PT-6-LTLFireability-10 5792242 m, 37895 m/sec, 5792985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 164/205 89/2000 RERS17pb113-PT-6-LTLFireability-10 5982123 m, 37976 m/sec, 5982883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 169/205 92/2000 RERS17pb113-PT-6-LTLFireability-10 6172046 m, 37984 m/sec, 6172814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 174/205 95/2000 RERS17pb113-PT-6-LTLFireability-10 6360573 m, 37705 m/sec, 6361360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 179/205 98/2000 RERS17pb113-PT-6-LTLFireability-10 6550121 m, 37909 m/sec, 6550925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 184/205 100/2000 RERS17pb113-PT-6-LTLFireability-10 6740227 m, 38021 m/sec, 6741085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 189/205 103/2000 RERS17pb113-PT-6-LTLFireability-10 6928758 m, 37706 m/sec, 6929670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 194/205 106/2000 RERS17pb113-PT-6-LTLFireability-10 7117107 m, 37669 m/sec, 7118047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 199/205 109/2000 RERS17pb113-PT-6-LTLFireability-10 7305961 m, 37770 m/sec, 7306987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 204/205 111/2000 RERS17pb113-PT-6-LTLFireability-10 7494911 m, 37790 m/sec, 7495967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 31 (type EXCL) for RERS17pb113-PT-6-LTLFireability-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 RERS17pb113-PT-6-LTLFireability-15
[[35mlola[0m][I] time limit : 205 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 RERS17pb113-PT-6-LTLFireability-10
[[35mlola[0m][I] time limit : 3081 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 5/3081 4/5 RERS17pb113-PT-6-LTLFireability-10 193906 m, -1460201 m/sec, 193906 t fired, .
[[35mlola[0m][.] 46 LTL EXCL 5/205 2/2000 RERS17pb113-PT-6-LTLFireability-15 194559 m, 38911 m/sec, 194558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 31 (type EXCL) for RERS17pb113-PT-6-LTLFireability-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 10/192 4/2000 RERS17pb113-PT-6-LTLFireability-15 395321 m, 40152 m/sec, 395320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 15/205 6/2000 RERS17pb113-PT-6-LTLFireability-15 596687 m, 40273 m/sec, 596686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 20/205 8/2000 RERS17pb113-PT-6-LTLFireability-15 759051 m, 32472 m/sec, 759050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 25/205 9/2000 RERS17pb113-PT-6-LTLFireability-15 938781 m, 35946 m/sec, 938781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-6-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 44/205 10/2000 RERS17pb113-PT-6-LTLFireability-15 1042331 m, 20710 m/sec, 1042330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 404 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb113-PT-6"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is RERS17pb113-PT-6, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662339900156"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb113-PT-6.tgz
mv RERS17pb113-PT-6 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;