About the Execution of LoLA for RERS17pb113-PT-4
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.344 | 1019870.00 | 796109.00 | 7702.30 | ???????????????T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662339800140.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is RERS17pb113-PT-4, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662339800140
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 16M
-rw-r--r-- 1 mcc users 6.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 76K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 59K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K May 19 07:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K May 19 16:14 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K May 19 07:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 18:46 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 147K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 90K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K May 19 07:14 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K May 19 15:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 2 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 15M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-00
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-01
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-02
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-03
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-04
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-05
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-06
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-07
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-08
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-09
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-10
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-11
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-12
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-13
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-14
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717253127357
FORMULA RERS17pb113-PT-4-LTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717254147227
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 18 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 45 RERS17pb113-PT-4-LTLFireability-15
[[35mlola[0m][I] time limit : 206 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 52 (type EQUN) for 45 RERS17pb113-PT-4-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 EG EXCL 3/206 0/2000 RERS17pb113-PT-4-LTLFireability-15 --
[[35mlola[0m][.] 52 EF STEQ 3/3310 0/5 RERS17pb113-PT-4-LTLFireability-15 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-15: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 EG EXCL 8/206 0/2000 RERS17pb113-PT-4-LTLFireability-15 --
[[35mlola[0m][.] 52 EF STEQ 8/3310 0/5 RERS17pb113-PT-4-LTLFireability-15 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 57 (type EQUN) for 18 RERS17pb113-PT-4-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for RERS17pb113-PT-4-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 12
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 52 (type EQUN) for RERS17pb113-PT-4-LTLFireability-15 (obsolete)
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 RERS17pb113-PT-4-LTLFireability-10
[[35mlola[0m][I] time limit : 219 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 1/219 1/2000 RERS17pb113-PT-4-LTLFireability-10 17904 m, 3580 m/sec, 17903 t fired, .
[[35mlola[0m][.] 57 EF STEQ 2/3299 0/5 RERS17pb113-PT-4-LTLFireability-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 52 (type EQUN) for RERS17pb113-PT-4-LTLFireability-15
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 6/219 3/2000 RERS17pb113-PT-4-LTLFireability-10 157101 m, 27839 m/sec, 157100 t fired, .
[[35mlola[0m][.] 57 EF STEQ 7/3299 0/5 RERS17pb113-PT-4-LTLFireability-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 0 RERS17pb113-PT-4-LTLFireability-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type EQUN) for RERS17pb113-PT-4-LTLFireability-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for RERS17pb113-PT-4-LTLFireability-00
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for RERS17pb113-PT-4-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 307620
[[35mlola[0m][I] fired transitions : 307620
[[35mlola[0m][I] time used : 10
[[35mlola[0m][I] memory pages used : 5
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 RERS17pb113-PT-4-LTLFireability-14
[[35mlola[0m][I] time limit : 234 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 1/234 1/2000 RERS17pb113-PT-4-LTLFireability-14 47289 m, 9457 m/sec, 47288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for RERS17pb113-PT-4-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 125283
[[35mlola[0m][I] fired transitions : 125283
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 RERS17pb113-PT-4-LTLFireability-13
[[35mlola[0m][I] time limit : 252 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 3/252 2/2000 RERS17pb113-PT-4-LTLFireability-13 122792 m, 24558 m/sec, 122792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for RERS17pb113-PT-4-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 307619
[[35mlola[0m][I] fired transitions : 307619
[[35mlola[0m][I] time used : 8
[[35mlola[0m][I] memory pages used : 5
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 RERS17pb113-PT-4-LTLFireability-12
[[35mlola[0m][I] time limit : 273 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 0/273 1/2000 RERS17pb113-PT-4-LTLFireability-12 18707 m, 3741 m/sec, 18706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 5/273 4/2000 RERS17pb113-PT-4-LTLFireability-12 224457 m, 41150 m/sec, 224456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 10/273 6/2000 RERS17pb113-PT-4-LTLFireability-12 416925 m, 38493 m/sec, 496034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 15/273 9/2000 RERS17pb113-PT-4-LTLFireability-12 610854 m, 38785 m/sec, 745691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 20/273 11/2000 RERS17pb113-PT-4-LTLFireability-12 798430 m, 37515 m/sec, 1010006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 25/273 13/2000 RERS17pb113-PT-4-LTLFireability-12 989684 m, 38250 m/sec, 1248656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 30/273 16/2000 RERS17pb113-PT-4-LTLFireability-12 1177584 m, 37580 m/sec, 1470505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 35/273 18/2000 RERS17pb113-PT-4-LTLFireability-12 1363915 m, 37266 m/sec, 1705548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 40/273 20/2000 RERS17pb113-PT-4-LTLFireability-12 1547842 m, 36785 m/sec, 1964597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 45/273 23/2000 RERS17pb113-PT-4-LTLFireability-12 1741048 m, 38641 m/sec, 2157956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 50/273 26/2000 RERS17pb113-PT-4-LTLFireability-12 1932936 m, 38377 m/sec, 2349865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 55/273 28/2000 RERS17pb113-PT-4-LTLFireability-12 2107075 m, 34827 m/sec, 2652163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 60/273 29/2000 RERS17pb113-PT-4-LTLFireability-12 2275549 m, 33694 m/sec, 2984476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 65/273 30/2000 RERS17pb113-PT-4-LTLFireability-12 2452094 m, 35309 m/sec, 3274990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 70/273 32/2000 RERS17pb113-PT-4-LTLFireability-12 2632399 m, 36061 m/sec, 3550393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 75/273 35/2000 RERS17pb113-PT-4-LTLFireability-12 2817850 m, 37090 m/sec, 3782846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 80/273 36/2000 RERS17pb113-PT-4-LTLFireability-12 2997615 m, 35953 m/sec, 4054135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 85/273 38/2000 RERS17pb113-PT-4-LTLFireability-12 3172432 m, 34963 m/sec, 4362227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 90/273 40/2000 RERS17pb113-PT-4-LTLFireability-12 3353551 m, 36223 m/sec, 4626647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 95/273 42/2000 RERS17pb113-PT-4-LTLFireability-12 3536959 m, 36681 m/sec, 4877877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 100/273 44/2000 RERS17pb113-PT-4-LTLFireability-12 3714992 m, 35606 m/sec, 5162686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 105/273 46/2000 RERS17pb113-PT-4-LTLFireability-12 3899138 m, 36829 m/sec, 5408607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 110/273 49/2000 RERS17pb113-PT-4-LTLFireability-12 4089877 m, 38147 m/sec, 5613052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 115/273 51/2000 RERS17pb113-PT-4-LTLFireability-12 4272865 m, 36597 m/sec, 5859427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 120/273 52/2000 RERS17pb113-PT-4-LTLFireability-12 4449600 m, 35347 m/sec, 6159630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 125/273 54/2000 RERS17pb113-PT-4-LTLFireability-12 4628952 m, 35870 m/sec, 6443067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 130/273 56/2000 RERS17pb113-PT-4-LTLFireability-12 4812121 m, 36633 m/sec, 6712094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 135/273 58/2000 RERS17pb113-PT-4-LTLFireability-12 4991936 m, 35963 m/sec, 6995692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 140/273 60/2000 RERS17pb113-PT-4-LTLFireability-12 5170212 m, 35655 m/sec, 7265532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 145/273 62/2000 RERS17pb113-PT-4-LTLFireability-12 5354411 m, 36839 m/sec, 7499377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 150/273 64/2000 RERS17pb113-PT-4-LTLFireability-12 5540562 m, 37230 m/sec, 7724196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 155/273 65/2000 RERS17pb113-PT-4-LTLFireability-12 5671340 m, 26155 m/sec, 7985818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 160/273 66/2000 RERS17pb113-PT-4-LTLFireability-12 5727765 m, 11285 m/sec, 8092878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 195/273 66/2000 RERS17pb113-PT-4-LTLFireability-12 5732241 m, 895 m/sec, 8097353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 227/273 66/2000 RERS17pb113-PT-4-LTLFireability-12 5737099 m, 971 m/sec, 8102211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 267/273 66/2000 RERS17pb113-PT-4-LTLFireability-12 5737393 m, 58 m/sec, 8102506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 291/273 66/2000 RERS17pb113-PT-4-LTLFireability-12 5737587 m, 38 m/sec, 8102700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 37 (type EXCL) for RERS17pb113-PT-4-LTLFireability-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 RERS17pb113-PT-4-LTLFireability-04
[[35mlola[0m][I] time limit : 267 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 RERS17pb113-PT-4-LTLFireability-12
[[35mlola[0m][I] time limit : 2943 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 32/267 1/2000 RERS17pb113-PT-4-LTLFireability-04 132 m, 26 m/sec, 131 t fired, .
[[35mlola[0m][.] 37 LTL EXCL 19/2943 0/5 RERS17pb113-PT-4-LTLFireability-12 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 80/267 1/2000 RERS17pb113-PT-4-LTLFireability-04 728 m, 119 m/sec, 727 t fired, .
[[35mlola[0m][.] 37 LTL EXCL 68/244 1/5 RERS17pb113-PT-4-LTLFireability-12 555 m, -1147406 m/sec, 554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 739 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 126/267 1/2000 RERS17pb113-PT-4-LTLFireability-04 1621 m, 178 m/sec, 1621 t fired, .
[[35mlola[0m][.] 37 LTL EXCL 114/244 1/5 RERS17pb113-PT-4-LTLFireability-12 1586 m, 206 m/sec, 1585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 165/267 1/2000 RERS17pb113-PT-4-LTLFireability-04 3497 m, 375 m/sec, 3496 t fired, .
[[35mlola[0m][.] 37 LTL EXCL 153/244 1/5 RERS17pb113-PT-4-LTLFireability-12 3125 m, 307 m/sec, 3124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 198/267 1/2000 RERS17pb113-PT-4-LTLFireability-04 3996 m, 99 m/sec, 3996 t fired, .
[[35mlola[0m][.] 37 LTL EXCL 186/244 1/5 RERS17pb113-PT-4-LTLFireability-12 3608 m, 96 m/sec, 3607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 232/267 1/2000 RERS17pb113-PT-4-LTLFireability-04 4512 m, 103 m/sec, 4512 t fired, .
[[35mlola[0m][.] 37 LTL EXCL 220/244 1/5 RERS17pb113-PT-4-LTLFireability-12 4084 m, 95 m/sec, 4084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 889 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 263/267 1/2000 RERS17pb113-PT-4-LTLFireability-04 5030 m, 103 m/sec, 5029 t fired, .
[[35mlola[0m][.] 37 LTL EXCL 251/244 1/5 RERS17pb113-PT-4-LTLFireability-12 4569 m, 97 m/sec, 4568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 13 (type EXCL) for RERS17pb113-PT-4-LTLFireability-04 (local timeout)
[[35mlola[0m][W] CANCELED task # 37 (type EXCL) for RERS17pb113-PT-4-LTLFireability-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 RERS17pb113-PT-4-LTLFireability-01
[[35mlola[0m][I] time limit : 264 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 RERS17pb113-PT-4-LTLFireability-12
[[35mlola[0m][I] time limit : 2645 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 RERS17pb113-PT-4-LTLFireability-04
[[35mlola[0m][I] time limit : 2629 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-4-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-4-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 49/264 1/2000 RERS17pb113-PT-4-LTLFireability-01 579 m, 115 m/sec, 578 t fired, .
[[35mlola[0m][.] 13 LTL EXCL 26/2629 0/5 RERS17pb113-PT-4-LTLFireability-04 --
[[35mlola[0m][.] 37 LTL EXCL 36/2645 0/5 RERS17pb113-PT-4-LTLFireability-12 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1004 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb113-PT-4"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is RERS17pb113-PT-4, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662339800140"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb113-PT-4.tgz
mv RERS17pb113-PT-4 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;