About the Execution of LoLA for RERS17pb113-PT-2
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.380 | 544307.00 | 1192910.00 | 672.90 | ???T?????????F?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662339800124.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is RERS17pb113-PT-2, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662339800124
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 15M
-rw-r--r-- 1 mcc users 7.1K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 77K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K May 19 07:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K May 19 16:13 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K May 19 07:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K May 19 18:46 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 125K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 74K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K May 19 07:14 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K May 19 15:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 2 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 15M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb113-PT-2-LTLFireability-00
FORMULA_NAME RERS17pb113-PT-2-LTLFireability-01
FORMULA_NAME RERS17pb113-PT-2-LTLFireability-02
FORMULA_NAME RERS17pb113-PT-2-LTLFireability-03
FORMULA_NAME RERS17pb113-PT-2-LTLFireability-04
FORMULA_NAME RERS17pb113-PT-2-LTLFireability-05
FORMULA_NAME RERS17pb113-PT-2-LTLFireability-06
FORMULA_NAME RERS17pb113-PT-2-LTLFireability-07
FORMULA_NAME RERS17pb113-PT-2-LTLFireability-08
FORMULA_NAME RERS17pb113-PT-2-LTLFireability-09
FORMULA_NAME RERS17pb113-PT-2-LTLFireability-10
FORMULA_NAME RERS17pb113-PT-2-LTLFireability-11
FORMULA_NAME RERS17pb113-PT-2-LTLFireability-12
FORMULA_NAME RERS17pb113-PT-2-LTLFireability-13
FORMULA_NAME RERS17pb113-PT-2-LTLFireability-14
FORMULA_NAME RERS17pb113-PT-2-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717251381145
FORMULA RERS17pb113-PT-2-LTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-2-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717251925452
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type CNST) for 43 RERS17pb113-PT-2-LTLFireability-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 46 (type CNST) for RERS17pb113-PT-2-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 6 (type EXCL) for 3 RERS17pb113-PT-2-LTLFireability-01
[[35mlola[0m][I] time limit : 175 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 6 (type EXCL) for RERS17pb113-PT-2-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 RERS17pb113-PT-2-LTLFireability-03
[[35mlola[0m][I] time limit : 194 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for RERS17pb113-PT-2-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 RERS17pb113-PT-2-LTLFireability-11
[[35mlola[0m][I] time limit : 206 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 4/206 1/2000 RERS17pb113-PT-2-LTLFireability-11 200 m, 40 m/sec, 199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 19 RERS17pb113-PT-2-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 19 RERS17pb113-PT-2-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 9/206 1/2000 RERS17pb113-PT-2-LTLFireability-11 444 m, 48 m/sec, 443 t fired, .
[[35mlola[0m][.] 61 EF FNDP 0/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 --
[[35mlola[0m][.] 62 EF STEQ 0/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 65 (type FNDP) for 43 RERS17pb113-PT-2-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type FNDP) for RERS17pb113-PT-2-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 14/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 755 m, 62 m/sec, 754 t fired, .
[[35mlola[0m][.] 61 EF FNDP 5/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 5/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 19/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 1107 m, 70 m/sec, 1106 t fired, .
[[35mlola[0m][.] 61 EF FNDP 10/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 10/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 24/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 1448 m, 68 m/sec, 1447 t fired, .
[[35mlola[0m][.] 61 EF FNDP 15/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.] 62 EF STEQ 15/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for RERS17pb113-PT-2-LTLFireability-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 29/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 1767 m, 63 m/sec, 1766 t fired, .
[[35mlola[0m][.] 61 EF FNDP 20/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 34/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 2097 m, 66 m/sec, 2096 t fired, .
[[35mlola[0m][.] 61 EF FNDP 25/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 39/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 2463 m, 73 m/sec, 2462 t fired, .
[[35mlola[0m][.] 61 EF FNDP 30/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 44/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 2825 m, 72 m/sec, 2824 t fired, .
[[35mlola[0m][.] 61 EF FNDP 35/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 49/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 3166 m, 68 m/sec, 3165 t fired, .
[[35mlola[0m][.] 61 EF FNDP 40/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 54/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 3490 m, 64 m/sec, 3489 t fired, .
[[35mlola[0m][.] 61 EF FNDP 45/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 59/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 3785 m, 59 m/sec, 3784 t fired, .
[[35mlola[0m][.] 61 EF FNDP 50/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 64/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 4101 m, 63 m/sec, 4100 t fired, .
[[35mlola[0m][.] 61 EF FNDP 55/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 69/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 4429 m, 65 m/sec, 4428 t fired, .
[[35mlola[0m][.] 61 EF FNDP 60/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 74/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 4733 m, 60 m/sec, 4732 t fired, .
[[35mlola[0m][.] 61 EF FNDP 65/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 79/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 5096 m, 72 m/sec, 5095 t fired, .
[[35mlola[0m][.] 61 EF FNDP 70/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 84/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 5453 m, 71 m/sec, 5452 t fired, .
[[35mlola[0m][.] 61 EF FNDP 75/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 89/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 5797 m, 68 m/sec, 5796 t fired, .
[[35mlola[0m][.] 61 EF FNDP 80/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 94/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 6174 m, 75 m/sec, 6173 t fired, .
[[35mlola[0m][.] 61 EF FNDP 85/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 99/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 6529 m, 71 m/sec, 6528 t fired, .
[[35mlola[0m][.] 61 EF FNDP 90/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 104/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 6816 m, 57 m/sec, 6815 t fired, .
[[35mlola[0m][.] 61 EF FNDP 95/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 109/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 7182 m, 73 m/sec, 7181 t fired, .
[[35mlola[0m][.] 61 EF FNDP 100/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 114/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 7510 m, 65 m/sec, 7509 t fired, .
[[35mlola[0m][.] 61 EF FNDP 105/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 119/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 7854 m, 68 m/sec, 7853 t fired, .
[[35mlola[0m][.] 61 EF FNDP 110/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 124/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 8176 m, 64 m/sec, 8175 t fired, .
[[35mlola[0m][.] 61 EF FNDP 115/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 129/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 8515 m, 67 m/sec, 8514 t fired, .
[[35mlola[0m][.] 61 EF FNDP 120/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 134/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 8849 m, 66 m/sec, 8848 t fired, .
[[35mlola[0m][.] 61 EF FNDP 125/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 139/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 9197 m, 69 m/sec, 9196 t fired, .
[[35mlola[0m][.] 61 EF FNDP 130/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 144/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 9560 m, 72 m/sec, 9559 t fired, .
[[35mlola[0m][.] 61 EF FNDP 135/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 149/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 9913 m, 70 m/sec, 9912 t fired, .
[[35mlola[0m][.] 61 EF FNDP 140/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 154/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 10241 m, 65 m/sec, 10240 t fired, .
[[35mlola[0m][.] 61 EF FNDP 145/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 159/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 10538 m, 59 m/sec, 10537 t fired, .
[[35mlola[0m][.] 61 EF FNDP 150/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 164/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 10894 m, 71 m/sec, 10893 t fired, .
[[35mlola[0m][.] 61 EF FNDP 155/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 169/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 11245 m, 70 m/sec, 11244 t fired, .
[[35mlola[0m][.] 61 EF FNDP 160/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 174/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 11573 m, 65 m/sec, 11572 t fired, .
[[35mlola[0m][.] 61 EF FNDP 165/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 179/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 11933 m, 72 m/sec, 11932 t fired, .
[[35mlola[0m][.] 61 EF FNDP 170/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 184/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 12286 m, 70 m/sec, 12285 t fired, .
[[35mlola[0m][.] 61 EF FNDP 175/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 189/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 12621 m, 67 m/sec, 12620 t fired, .
[[35mlola[0m][.] 61 EF FNDP 180/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 194/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 12965 m, 68 m/sec, 12964 t fired, .
[[35mlola[0m][.] 61 EF FNDP 185/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 199/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 13313 m, 69 m/sec, 13312 t fired, .
[[35mlola[0m][.] 61 EF FNDP 190/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 204/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 13666 m, 70 m/sec, 13665 t fired, .
[[35mlola[0m][.] 61 EF FNDP 195/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 209/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 14019 m, 70 m/sec, 14018 t fired, .
[[35mlola[0m][.] 61 EF FNDP 200/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 214/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 14375 m, 71 m/sec, 14374 t fired, .
[[35mlola[0m][.] 61 EF FNDP 205/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 219/220 1/2000 RERS17pb113-PT-2-LTLFireability-11 14734 m, 71 m/sec, 14733 t fired, .
[[35mlola[0m][.] 61 EF FNDP 210/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 38 (type EXCL) for RERS17pb113-PT-2-LTLFireability-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EF FNDP 215/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 53 RERS17pb113-PT-2-LTLFireability-15
[[35mlola[0m][I] time limit : 220 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 RERS17pb113-PT-2-LTLFireability-11
[[35mlola[0m][I] time limit : 3080 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 5/3080 1/5 RERS17pb113-PT-2-LTLFireability-11 194 m, -2908 m/sec, 193 t fired, .
[[35mlola[0m][.] 58 LTL EXCL 5/220 3/2000 RERS17pb113-PT-2-LTLFireability-15 155253 m, 31050 m/sec, 155285 t fired, .
[[35mlola[0m][.] 61 EF FNDP 220/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 10/3080 1/5 RERS17pb113-PT-2-LTLFireability-11 469 m, 55 m/sec, 468 t fired, .
[[35mlola[0m][.] 58 LTL EXCL 10/205 5/2000 RERS17pb113-PT-2-LTLFireability-15 288977 m, 26744 m/sec, 289053 t fired, .
[[35mlola[0m][.] 61 EF FNDP 225/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 15/3080 1/5 RERS17pb113-PT-2-LTLFireability-11 712 m, 48 m/sec, 711 t fired, .
[[35mlola[0m][.] 58 LTL EXCL 15/205 7/2000 RERS17pb113-PT-2-LTLFireability-15 421773 m, 26559 m/sec, 421932 t fired, .
[[35mlola[0m][.] 61 EF FNDP 230/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRERS17pb113-PT-2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRERS17pb113-PT-2-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-05: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RERS17pb113-PT-2-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 20/3080 1/5 RERS17pb113-PT-2-LTLFireability-11 983 m, 54 m/sec, 982 t fired, .
[[35mlola[0m][.] 58 LTL EXCL 20/205 9/2000 RERS17pb113-PT-2-LTLFireability-15 548912 m, 25427 m/sec, 549097 t fired, .
[[35mlola[0m][.] 61 EF FNDP 235/3295 0/5 RERS17pb113-PT-2-LTLFireability-05 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 417 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb113-PT-2"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is RERS17pb113-PT-2, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662339800124"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb113-PT-2.tgz
mv RERS17pb113-PT-2 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;