MCC'2024- Execution of r313-tall-171662339700083

About the Execution of LoLA for QuasiCertifProtocol-PT-18

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
12897.184	3600000.00	1817105.00	10547.30	?F??????TT???T??	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r313-tall-171662339700083.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is QuasiCertifProtocol-PT-18, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662339700083
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.3M
-rw-r--r-- 1 mcc users 46K Apr 13 04:07 CTLCardinality.txt
-rw-r--r-- 1 mcc users 318K Apr 13 04:07 CTLCardinality.xml
-rw-r--r-- 1 mcc users 20K Apr 13 04:01 CTLFireability.txt
-rw-r--r-- 1 mcc users 135K Apr 13 04:01 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 16K Apr 23 07:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 84K Apr 23 07:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Apr 23 07:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 29K Apr 23 07:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.8K Apr 13 04:14 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 76K Apr 13 04:14 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 15K Apr 13 04:10 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 98K Apr 13 04:10 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 07:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 5.3K Apr 23 07:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 360K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME QuasiCertifProtocol-PT-18-LTLCardinality-00
FORMULA_NAME QuasiCertifProtocol-PT-18-LTLCardinality-01
FORMULA_NAME QuasiCertifProtocol-PT-18-LTLCardinality-02
FORMULA_NAME QuasiCertifProtocol-PT-18-LTLCardinality-03
FORMULA_NAME QuasiCertifProtocol-PT-18-LTLCardinality-04
FORMULA_NAME QuasiCertifProtocol-PT-18-LTLCardinality-05
FORMULA_NAME QuasiCertifProtocol-PT-18-LTLCardinality-06
FORMULA_NAME QuasiCertifProtocol-PT-18-LTLCardinality-07
FORMULA_NAME QuasiCertifProtocol-PT-18-LTLCardinality-08
FORMULA_NAME QuasiCertifProtocol-PT-18-LTLCardinality-09
FORMULA_NAME QuasiCertifProtocol-PT-18-LTLCardinality-10
FORMULA_NAME QuasiCertifProtocol-PT-18-LTLCardinality-11
FORMULA_NAME QuasiCertifProtocol-PT-18-LTLCardinality-12
FORMULA_NAME QuasiCertifProtocol-PT-18-LTLCardinality-13
FORMULA_NAME QuasiCertifProtocol-PT-18-LTLCardinality-14
FORMULA_NAME QuasiCertifProtocol-PT-18-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717241014488

FORMULA QuasiCertifProtocol-PT-18-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA QuasiCertifProtocol-PT-18-LTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA QuasiCertifProtocol-PT-18-LTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA QuasiCertifProtocol-PT-18-LTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 48 (type SKEL/SRCH) for 0 QuasiCertifProtocol-PT-18-LTLCardinality-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 48 (type SKEL/SRCH) for QuasiCertifProtocol-PT-18-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 22
[[35mlola[0m][I] fired transitions : 22
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 QuasiCertifProtocol-PT-18-LTLCardinality-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for QuasiCertifProtocol-PT-18-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 27 QuasiCertifProtocol-PT-18-LTLCardinality-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 QuasiCertifProtocol-PT-18-LTLCardinality-08
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for QuasiCertifProtocol-PT-18-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 53 (type EQUN) for 39 QuasiCertifProtocol-PT-18-LTLCardinality-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for QuasiCertifProtocol-PT-18-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 441
[[35mlola[0m][I] fired transitions : 820
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 39 QuasiCertifProtocol-PT-18-LTLCardinality-13
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for QuasiCertifProtocol-PT-18-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 53 (type EQUN) for QuasiCertifProtocol-PT-18-LTLCardinality-13 (obsolete)
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 QuasiCertifProtocol-PT-18-LTLCardinality-15
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 53 (type EQUN) for QuasiCertifProtocol-PT-18-LTLCardinality-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 5/299 6/2000 QuasiCertifProtocol-PT-18-LTLCardinality-15 474259 m, 94851 m/sec, 2060192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for QuasiCertifProtocol-PT-18-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 709064
[[35mlola[0m][I] fired transitions : 3306819
[[35mlola[0m][I] time used : 7
[[35mlola[0m][I] memory pages used : 8
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 QuasiCertifProtocol-PT-18-LTLCardinality-11
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 3/326 2/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 203807 m, 40761 m/sec, 1314026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 8/326 6/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 588604 m, 76959 m/sec, 4010746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 13/326 9/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 981943 m, 78667 m/sec, 6628334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 18/326 12/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 1304940 m, 64599 m/sec, 9227035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 23/326 14/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 1610837 m, 61179 m/sec, 11852890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 28/326 17/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 1955581 m, 68948 m/sec, 14493162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 33/326 20/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 2243349 m, 57553 m/sec, 17107077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 38/326 23/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 2530611 m, 57452 m/sec, 19682722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 43/326 26/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 2895234 m, 72924 m/sec, 22186238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 48/326 28/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 3254040 m, 71761 m/sec, 24693895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 53/326 30/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 3566943 m, 62580 m/sec, 27195177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 58/326 32/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 3854886 m, 57588 m/sec, 29663187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 63/326 35/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 4180606 m, 65144 m/sec, 32247224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 68/326 38/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 4463408 m, 56560 m/sec, 34832191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 73/326 40/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 4750823 m, 57483 m/sec, 37320506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 78/326 43/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 5116077 m, 73050 m/sec, 39777891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 83/326 46/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 5420966 m, 60977 m/sec, 42224565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 88/326 48/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 5705906 m, 56988 m/sec, 44693448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 93/326 50/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 6030418 m, 64902 m/sec, 47181340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 98/326 53/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 6306115 m, 55139 m/sec, 49675470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 103/326 55/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 6566431 m, 52063 m/sec, 52201958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 108/326 58/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 6935342 m, 73782 m/sec, 54610503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 113/326 60/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 7248717 m, 62675 m/sec, 56955231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 118/326 62/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 7578436 m, 65943 m/sec, 59279076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 123/326 64/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 7888311 m, 61975 m/sec, 61558578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 128/326 67/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 8196384 m, 61614 m/sec, 63974354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 133/326 70/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 8515367 m, 63796 m/sec, 66552317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 138/326 72/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 8764112 m, 49749 m/sec, 69012828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 143/326 74/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 9064464 m, 60070 m/sec, 71408523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 148/326 76/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 9333388 m, 53784 m/sec, 73735088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 153/326 78/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 9599468 m, 53216 m/sec, 75995106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 158/326 80/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 9893168 m, 58740 m/sec, 78530735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 163/326 83/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 10168347 m, 55035 m/sec, 81056880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 168/326 85/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 10387898 m, 43910 m/sec, 83464714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 173/326 87/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 10681745 m, 58769 m/sec, 85837820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 178/326 89/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 10939138 m, 51478 m/sec, 88110037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 183/326 90/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 11210692 m, 54310 m/sec, 90346421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 188/326 93/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 11488808 m, 55623 m/sec, 92783407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 193/326 95/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 11758442 m, 53926 m/sec, 95218080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 198/326 97/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 11984958 m, 45303 m/sec, 97607283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 203/326 99/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 12232099 m, 49428 m/sec, 99985729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 208/326 101/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 12481291 m, 49838 m/sec, 102425601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 213/326 104/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 12740239 m, 51789 m/sec, 104970907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 218/326 106/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 12984659 m, 48884 m/sec, 107485181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 223/326 108/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 13178140 m, 38696 m/sec, 109888923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 228/326 110/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 13484929 m, 61357 m/sec, 112290564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 233/326 112/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 13748882 m, 52790 m/sec, 114596012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 238/326 113/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 14010731 m, 52369 m/sec, 116850755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 243/326 116/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 14312126 m, 60279 m/sec, 119421870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 248/326 118/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 14581621 m, 53899 m/sec, 121930674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 253/326 120/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 14799591 m, 43594 m/sec, 124348796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 258/326 122/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 15066948 m, 53471 m/sec, 126764169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 263/326 124/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 15307968 m, 48204 m/sec, 129211423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 268/326 127/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 15574552 m, 53316 m/sec, 131761567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 273/326 129/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 15803161 m, 45721 m/sec, 134208917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 278/326 131/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 15998937 m, 39155 m/sec, 136572621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 283/326 133/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 16264001 m, 53012 m/sec, 138969311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 288/326 135/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 16516579 m, 50515 m/sec, 141455332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 293/326 137/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 16771186 m, 50921 m/sec, 143990613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 298/326 139/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 16996136 m, 44990 m/sec, 146444964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 303/326 141/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 17206787 m, 42130 m/sec, 148917908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 308/326 144/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 17447392 m, 48121 m/sec, 151500866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 313/326 146/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 17669601 m, 44441 m/sec, 154031894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 318/326 147/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 17861707 m, 38421 m/sec, 156495947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 323/326 150/2000 QuasiCertifProtocol-PT-18-LTLCardinality-11 18161208 m, 59900 m/sec, 158975152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 34 (type EXCL) for QuasiCertifProtocol-PT-18-LTLCardinality-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 QuasiCertifProtocol-PT-18-LTLCardinality-05
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 QuasiCertifProtocol-PT-18-LTLCardinality-11
[[35mlola[0m][I] time limit : 3263 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for QuasiCertifProtocol-PT-18-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 22
[[35mlola[0m][I] fired transitions : 22
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 5/326 4/5 QuasiCertifProtocol-PT-18-LTLCardinality-11 409780 m, -3550285 m/sec, 2762330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 34 (type EXCL) for QuasiCertifProtocol-PT-18-LTLCardinality-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 QuasiCertifProtocol-PT-18-LTLCardinality-04
[[35mlola[0m][I] time limit : 361 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 5/361 4/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 453195 m, 90639 m/sec, 2818703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 10/361 7/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 816555 m, 72672 m/sec, 5600178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 15/361 9/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 1231296 m, 82948 m/sec, 8309459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 20/361 12/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 1597812 m, 73303 m/sec, 11058273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 25/361 15/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 2009481 m, 82333 m/sec, 13723242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 30/361 18/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 2418894 m, 81882 m/sec, 16354628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 35/361 21/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 2831373 m, 82495 m/sec, 19118571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 40/361 24/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 3200445 m, 73814 m/sec, 21822213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 45/361 26/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 3497805 m, 59472 m/sec, 24481132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 50/361 28/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 3849198 m, 70278 m/sec, 27137176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 55/361 31/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 4211210 m, 72402 m/sec, 29872579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 60/361 33/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 4536777 m, 65113 m/sec, 32555591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 65/361 35/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 4800921 m, 52828 m/sec, 35178322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 70/361 37/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 5134101 m, 66636 m/sec, 37798825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 75/361 40/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 5487540 m, 70687 m/sec, 40496779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 80/361 43/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 5830275 m, 68547 m/sec, 43184542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 85/361 45/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 6125592 m, 59063 m/sec, 45806163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 90/361 47/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 6394503 m, 53782 m/sec, 48450134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 95/361 49/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 6714915 m, 64082 m/sec, 51163690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 100/361 51/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 7004064 m, 57829 m/sec, 53828793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 105/361 53/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 7253910 m, 49969 m/sec, 56453287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 110/361 56/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 7596033 m, 68424 m/sec, 59075495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 115/361 58/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 7964619 m, 73717 m/sec, 61700438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 120/361 61/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 8348307 m, 76737 m/sec, 64332741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 125/361 63/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 8737830 m, 77904 m/sec, 66889242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 130/361 66/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 9118554 m, 76144 m/sec, 69478714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 135/361 69/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 9505646 m, 77418 m/sec, 72111191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 140/361 71/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 9824343 m, 63739 m/sec, 74667207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 145/361 73/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 10138824 m, 62896 m/sec, 77244630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 150/361 75/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 10470528 m, 66340 m/sec, 79835338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 155/361 77/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 10812630 m, 68420 m/sec, 82445556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 160/361 79/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 11115246 m, 60523 m/sec, 84989527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 165/361 81/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 11354751 m, 47901 m/sec, 87484180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 170/361 83/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 11694246 m, 67899 m/sec, 90081061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 175/361 86/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 12058932 m, 72937 m/sec, 92781001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 180/361 89/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 12391029 m, 66419 m/sec, 95436267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 185/361 91/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 12674442 m, 56682 m/sec, 98023604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 190/361 93/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 12944553 m, 54022 m/sec, 100649483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 195/361 95/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 13260984 m, 63286 m/sec, 103335332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 200/361 97/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 13549047 m, 57612 m/sec, 105966316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 205/361 99/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 13791051 m, 48400 m/sec, 108539851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 210/361 101/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 14131583 m, 68106 m/sec, 111099665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 215/361 104/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 14507199 m, 75123 m/sec, 113570866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 220/361 106/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 14880435 m, 74647 m/sec, 116101146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 225/361 109/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 15263415 m, 76596 m/sec, 118703742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 230/361 111/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 15582225 m, 63762 m/sec, 121234757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 235/361 113/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 15887969 m, 61148 m/sec, 123783188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 240/361 116/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 16212159 m, 64838 m/sec, 126343793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 245/361 118/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 16556419 m, 68852 m/sec, 128952079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 250/361 120/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 16866189 m, 61954 m/sec, 131498565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 255/361 122/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 17111070 m, 48976 m/sec, 133996655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 260/361 124/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 17438742 m, 65534 m/sec, 136524834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 265/361 126/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 17778165 m, 67884 m/sec, 139115404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 270/361 129/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 18109644 m, 66295 m/sec, 141692045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 275/361 131/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 18397890 m, 57649 m/sec, 144205602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 280/361 133/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 18650269 m, 50475 m/sec, 146739859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 285/361 135/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 18957804 m, 61507 m/sec, 149410571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 290/361 137/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 19255755 m, 59590 m/sec, 152049734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 295/361 139/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 19511334 m, 51115 m/sec, 154635177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 300/361 141/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 19803508 m, 58434 m/sec, 157214482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 305/361 144/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 20192766 m, 77851 m/sec, 159743960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 310/361 146/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 20563266 m, 74100 m/sec, 162244087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 315/361 149/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 20951817 m, 77710 m/sec, 164807938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 320/361 151/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 21281160 m, 65868 m/sec, 167296530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 325/361 153/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 21566775 m, 57123 m/sec, 169764585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 330/361 155/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 21943047 m, 75254 m/sec, 172245030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 335/361 158/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 22318365 m, 75063 m/sec, 174751821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 340/361 160/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 22655796 m, 67486 m/sec, 177198916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 345/361 162/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 22904919 m, 49824 m/sec, 179581042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 350/361 164/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 23288019 m, 76620 m/sec, 182053953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 355/361 166/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 23633178 m, 69031 m/sec, 184470891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 360/361 168/2000 QuasiCertifProtocol-PT-18-LTLCardinality-04 23911455 m, 55655 m/sec, 186819728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 13 (type EXCL) for QuasiCertifProtocol-PT-18-LTLCardinality-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 QuasiCertifProtocol-PT-18-LTLCardinality-00
[[35mlola[0m][I] time limit : 361 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 QuasiCertifProtocol-PT-18-LTLCardinality-04
[[35mlola[0m][I] time limit : 2888 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for QuasiCertifProtocol-PT-18-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 22
[[35mlola[0m][I] fired transitions : 22
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 5/361 4/5 QuasiCertifProtocol-PT-18-LTLCardinality-04 453039 m, -4691683 m/sec, 2816722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 13 (type EXCL) for QuasiCertifProtocol-PT-18-LTLCardinality-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 QuasiCertifProtocol-PT-18-LTLCardinality-14
[[35mlola[0m][I] time limit : 411 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 5/411 5/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 654907 m, 130981 m/sec, 1933930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 10/411 8/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 1110114 m, 91041 m/sec, 3806270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 15/411 11/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 1515176 m, 81012 m/sec, 5684326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 20/411 15/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 2101741 m, 117313 m/sec, 7598387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 25/411 19/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 2581651 m, 95982 m/sec, 9452971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 30/411 22/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 3013797 m, 86429 m/sec, 11312101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 35/411 25/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 3481099 m, 93460 m/sec, 13194932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 40/411 28/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 3923547 m, 88489 m/sec, 15061918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 45/411 31/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 4440661 m, 103422 m/sec, 16924347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 50/411 35/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 4901732 m, 92214 m/sec, 18773117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 55/411 37/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 5324739 m, 84601 m/sec, 20585062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 60/411 40/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 5670693 m, 69190 m/sec, 22357542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 65/411 42/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 5996697 m, 65200 m/sec, 24141444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 70/411 44/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 6336387 m, 67938 m/sec, 25937201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 75/411 47/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 6757800 m, 84282 m/sec, 27780650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 80/411 49/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 7048697 m, 58179 m/sec, 29566269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 85/411 51/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 7326437 m, 55548 m/sec, 31358008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 90/411 53/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 7588204 m, 52353 m/sec, 33144647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 95/411 56/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 8007499 m, 83859 m/sec, 35000037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 100/411 59/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 8435878 m, 85675 m/sec, 36877907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 105/411 61/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 8846060 m, 82036 m/sec, 38737094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 110/411 64/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 9270368 m, 84861 m/sec, 40598614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 115/411 67/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 9593333 m, 64593 m/sec, 42418481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 120/411 68/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 9861457 m, 53624 m/sec, 44213282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 125/411 70/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 10138708 m, 55450 m/sec, 46030092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 130/411 72/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 10436195 m, 59497 m/sec, 47851069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 135/411 75/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 10828656 m, 78492 m/sec, 49723834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 140/411 77/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 11108219 m, 55912 m/sec, 51551837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 145/411 79/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 11376920 m, 53740 m/sec, 53388470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 150/411 80/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 11638174 m, 52250 m/sec, 55210760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 155/411 83/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 12031841 m, 78733 m/sec, 57075188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 160/411 87/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 12602018 m, 114035 m/sec, 58950584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 165/411 90/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 13062420 m, 92080 m/sec, 60801493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 170/411 93/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 13415534 m, 70622 m/sec, 62644092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 175/411 97/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 14055601 m, 128013 m/sec, 64538695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 180/411 100/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 14487188 m, 86317 m/sec, 66366504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 185/411 103/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 14908177 m, 84197 m/sec, 68202470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 190/411 106/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 15389080 m, 96180 m/sec, 70058511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 195/411 110/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 15862244 m, 94632 m/sec, 71904142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 200/411 113/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 16322351 m, 92021 m/sec, 73734579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 205/411 116/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 16787025 m, 92934 m/sec, 75564020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 210/411 119/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 17189802 m, 80555 m/sec, 77352174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 215/411 121/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 17535396 m, 69118 m/sec, 79125434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 220/411 123/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 17862933 m, 65507 m/sec, 80898834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 225/411 126/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 18208035 m, 69020 m/sec, 82689822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 230/411 129/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 18618820 m, 82157 m/sec, 84519543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 235/411 130/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 18892345 m, 54705 m/sec, 86283873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 240/411 132/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 19172468 m, 56024 m/sec, 88074089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 245/411 134/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 19435839 m, 52674 m/sec, 89861969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 250/411 137/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 19873476 m, 87527 m/sec, 91702803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 255/411 140/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 20313781 m, 88061 m/sec, 93563544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 260/411 143/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 20692723 m, 75788 m/sec, 95399391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 265/411 146/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 21108664 m, 83188 m/sec, 97234903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 270/411 148/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 21422644 m, 62796 m/sec, 99026656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 275/411 150/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 21686727 m, 52816 m/sec, 100802547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 280/411 151/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 21965210 m, 55696 m/sec, 102601542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 285/411 153/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 22261117 m, 59181 m/sec, 104403763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 290/411 156/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 22647462 m, 77269 m/sec, 106253767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 295/411 158/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 22923443 m, 55196 m/sec, 108061783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 300/411 160/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 23185721 m, 52455 m/sec, 109862100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 305/411 161/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 23442544 m, 51364 m/sec, 111649484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 310/411 164/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 23807619 m, 73015 m/sec, 113479443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 315/411 167/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 24255767 m, 89629 m/sec, 115333633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 320/411 171/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 24779512 m, 104749 m/sec, 117190932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 325/411 174/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 25215393 m, 87176 m/sec, 119022747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 330/411 177/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 25669274 m, 90776 m/sec, 120841607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 335/411 179/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 26010734 m, 68292 m/sec, 122611377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 340/411 181/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 26342877 m, 66428 m/sec, 124395111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 345/411 183/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 26651323 m, 61689 m/sec, 126178589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 350/411 186/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 27089185 m, 87572 m/sec, 128016549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 355/411 188/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 27387165 m, 59596 m/sec, 129804002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 360/411 190/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 27666755 m, 55918 m/sec, 131591663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 365/411 192/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 27937538 m, 54156 m/sec, 133381451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 370/411 195/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 28337900 m, 80072 m/sec, 135216605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 375/411 198/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 28764568 m, 85333 m/sec, 137039860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 380/411 201/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 29284930 m, 104072 m/sec, 138883305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 385/411 204/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 29722306 m, 87475 m/sec, 140704569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 390/411 207/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 30165851 m, 88709 m/sec, 142497214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 395/411 210/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 30502648 m, 67359 m/sec, 144240628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 400/411 212/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 30830693 m, 65609 m/sec, 146003709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 405/411 214/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 31135666 m, 60994 m/sec, 147763394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 410/411 217/2000 QuasiCertifProtocol-PT-18-LTLCardinality-14 31568545 m, 86575 m/sec, 149578358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 43 (type EXCL) for QuasiCertifProtocol-PT-18-LTLCardinality-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 QuasiCertifProtocol-PT-18-LTLCardinality-07
[[35mlola[0m][I] time limit : 410 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 QuasiCertifProtocol-PT-18-LTLCardinality-14
[[35mlola[0m][I] time limit : 2463 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for QuasiCertifProtocol-PT-18-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 22
[[35mlola[0m][I] fired transitions : 22
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 5/410 5/5 QuasiCertifProtocol-PT-18-LTLCardinality-14 655408 m, -6182627 m/sec, 1936486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 43 (type EXCL) for QuasiCertifProtocol-PT-18-LTLCardinality-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 QuasiCertifProtocol-PT-18-LTLCardinality-10
[[35mlola[0m][I] time limit : 490 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for QuasiCertifProtocol-PT-18-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 22
[[35mlola[0m][I] fired transitions : 23
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 QuasiCertifProtocol-PT-18-LTLCardinality-12
[[35mlola[0m][I] time limit : 613 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 5/613 5/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 652255 m, 130451 m/sec, 1921814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 10/613 8/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 1101698 m, 89888 m/sec, 3778755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 15/613 11/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 1505524 m, 80765 m/sec, 5632438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 20/613 15/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 2068521 m, 112599 m/sec, 7511497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 25/613 18/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 2553957 m, 97087 m/sec, 9337631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 30/613 21/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 2987505 m, 86709 m/sec, 11168066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 35/613 24/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 3432464 m, 88991 m/sec, 13019267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 40/613 27/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 3872144 m, 87936 m/sec, 14849263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 45/613 31/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 4391134 m, 103798 m/sec, 16687940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 50/613 34/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 4823862 m, 86545 m/sec, 18506214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 55/613 37/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 5278613 m, 90950 m/sec, 20312154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 60/613 39/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 5614886 m, 67254 m/sec, 22059627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 65/613 42/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 5942560 m, 65534 m/sec, 23815847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 70/613 44/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 6247233 m, 60934 m/sec, 25566660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 75/613 47/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 6675753 m, 85704 m/sec, 27386615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 80/613 49/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 6984090 m, 61667 m/sec, 29177227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 85/613 50/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 7258893 m, 54960 m/sec, 30975305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 90/613 52/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 7538448 m, 55911 m/sec, 32777098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 95/613 55/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 7913916 m, 75093 m/sec, 34622935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 100/613 58/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 8339272 m, 85071 m/sec, 36481588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 105/613 61/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 8770161 m, 86177 m/sec, 38337510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 110/613 64/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 9171465 m, 80260 m/sec, 40187174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 115/613 66/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 9536431 m, 72993 m/sec, 42013855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 120/613 68/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 9799177 m, 52549 m/sec, 43784496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 125/613 70/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 10077955 m, 55755 m/sec, 45580426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 130/613 72/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 10342052 m, 52819 m/sec, 47380917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 135/613 74/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 10736797 m, 78949 m/sec, 49237661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 140/613 76/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 11040676 m, 60775 m/sec, 51063389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 145/613 78/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 11294599 m, 50784 m/sec, 52873274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 150/613 80/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 11560274 m, 53135 m/sec, 54699163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 155/613 82/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 11839546 m, 55854 m/sec, 56531801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 160/613 86/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 12464085 m, 124907 m/sec, 58409585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 165/613 89/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 12902451 m, 87673 m/sec, 60234591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 170/613 92/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 13308208 m, 81151 m/sec, 62070475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 175/613 96/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 13861698 m, 110698 m/sec, 63940224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 180/613 99/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 14353132 m, 98286 m/sec, 65766519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 185/613 102/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 14785223 m, 86418 m/sec, 67590406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 190/613 105/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 15220384 m, 87032 m/sec, 69430980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 195/613 108/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 15666957 m, 89314 m/sec, 71257887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 200/613 112/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 16182547 m, 103118 m/sec, 73098225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 205/613 115/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 16617315 m, 86953 m/sec, 74917421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 210/613 118/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 17076305 m, 91798 m/sec, 76730260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 215/613 120/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 17416074 m, 67953 m/sec, 78486101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 220/613 122/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 17746035 m, 65992 m/sec, 80254279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 225/613 125/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 18052191 m, 61231 m/sec, 82014666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 230/613 127/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 18476415 m, 84844 m/sec, 83830276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 235/613 130/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 18787338 m, 62184 m/sec, 85606666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 240/613 131/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 19055651 m, 53662 m/sec, 87379237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 245/613 133/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 19332766 m, 55423 m/sec, 89158037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 250/613 136/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 19677405 m, 68927 m/sec, 90961973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 255/613 139/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 20116105 m, 87740 m/sec, 92790640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 260/613 142/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 20539940 m, 84767 m/sec, 94623612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 265/613 144/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 20932978 m, 78607 m/sec, 96454103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 270/613 147/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 21306696 m, 74743 m/sec, 98269858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 275/613 149/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 21571266 m, 52914 m/sec, 100019086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 280/613 150/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 21849670 m, 55680 m/sec, 101799992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 285/613 152/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 22111850 m, 52436 m/sec, 103581227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 290/613 155/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 22488725 m, 75375 m/sec, 105406075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 295/613 157/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 22806627 m, 63580 m/sec, 107215501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 300/613 159/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 23055805 m, 49835 m/sec, 108993424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 305/613 160/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 23319136 m, 52666 m/sec, 110785722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 310/613 162/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 23570198 m, 50212 m/sec, 112580385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 315/613 165/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 24054321 m, 96824 m/sec, 114435973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 320/613 169/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 24549430 m, 99021 m/sec, 116291923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 325/613 172/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 24979088 m, 85931 m/sec, 118115303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1472 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 330/613 175/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 25460636 m, 96309 m/sec, 119953598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1477 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 335/613 178/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 25839724 m, 75817 m/sec, 121734449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1482 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 340/613 180/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 26188138 m, 69682 m/sec, 123511608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1487 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 345/613 182/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 26495844 m, 61541 m/sec, 125261972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1492 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 350/613 185/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 26874272 m, 75685 m/sec, 127066110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1497 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 355/613 187/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 27258758 m, 76897 m/sec, 128888516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1502 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 360/613 189/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 27521126 m, 52473 m/sec, 130656822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1507 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 365/613 191/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 27799176 m, 55610 m/sec, 132448439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1512 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 370/613 193/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 28060753 m, 52315 m/sec, 134229015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1517 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 375/613 196/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 28548318 m, 97513 m/sec, 136061212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1522 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 380/613 200/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 29036980 m, 97732 m/sec, 137890585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1527 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 385/613 202/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 29460679 m, 84739 m/sec, 139693754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1532 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 390/613 206/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 29937657 m, 95395 m/sec, 141509097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1537 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 395/613 208/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 30312577 m, 74984 m/sec, 143273903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1542 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 400/613 211/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 30659574 m, 69399 m/sec, 145032152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1547 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 405/613 213/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 30968295 m, 61744 m/sec, 146773542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1552 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 410/613 215/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 31333946 m, 73130 m/sec, 148555308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1557 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 415/613 218/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 31724927 m, 78196 m/sec, 150366943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1562 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 420/613 220/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 31982840 m, 51582 m/sec, 152106454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1567 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 425/613 221/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 32258703 m, 55172 m/sec, 153873108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1572 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 430/613 223/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 32518235 m, 51906 m/sec, 155631670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1577 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 435/613 226/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 32940478 m, 84448 m/sec, 157447192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1582 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 440/613 229/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 33353147 m, 82533 m/sec, 159226449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1587 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 445/613 231/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 33691373 m, 67645 m/sec, 160976401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1592 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 450/613 233/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 34016596 m, 65044 m/sec, 162746013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1597 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 455/613 236/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 34353869 m, 67454 m/sec, 164512659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1602 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 460/613 239/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 34817990 m, 92824 m/sec, 166315947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1607 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 465/613 241/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 35184090 m, 73220 m/sec, 168057707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1612 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 470/613 244/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 35522366 m, 67655 m/sec, 169802486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1617 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 475/613 246/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 35821694 m, 59865 m/sec, 171541465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1622 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 480/613 248/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 36169617 m, 69584 m/sec, 173307894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1627 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 485/613 250/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 36511386 m, 68353 m/sec, 175071051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1632 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 490/613 253/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 36873035 m, 72329 m/sec, 176835788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1637 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 495/613 255/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 37216759 m, 68744 m/sec, 178593932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1642 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 500/613 257/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 37503994 m, 57447 m/sec, 180323808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1647 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 505/613 259/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 37780775 m, 55356 m/sec, 182050245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1652 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 510/613 261/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 38042834 m, 52411 m/sec, 183775506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1657 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 515/613 263/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 38333679 m, 58169 m/sec, 185555583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1662 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 520/613 264/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 38581069 m, 49478 m/sec, 187266242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1667 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 525/613 266/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 38843792 m, 52544 m/sec, 189015274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1672 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 530/613 268/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 39096765 m, 50594 m/sec, 190758767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1677 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 535/613 270/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 39437707 m, 68188 m/sec, 192515567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1682 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 540/613 272/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 39766171 m, 65692 m/sec, 194277080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1687 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 545/613 274/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 40076220 m, 62009 m/sec, 196014990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1692 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 550/613 276/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 40358322 m, 56420 m/sec, 197765969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1697 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 555/613 278/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 40567597 m, 41855 m/sec, 199451411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1702 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 560/613 279/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 40777430 m, 41966 m/sec, 201154202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1707 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 565/613 280/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 40979612 m, 40436 m/sec, 202855092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1712 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 570/613 282/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 41218178 m, 47713 m/sec, 204612701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1717 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 575/613 283/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 41419990 m, 40362 m/sec, 206296650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1722 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 580/613 285/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 41635922 m, 43186 m/sec, 208014145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1727 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 585/613 286/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 41844142 m, 41644 m/sec, 209734739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1732 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 590/613 289/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 42247565 m, 80684 m/sec, 211539454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1737 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 595/613 292/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 42636198 m, 77726 m/sec, 213312139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1742 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 600/613 294/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 42955052 m, 63770 m/sec, 215050066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1747 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 605/613 296/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 43264949 m, 61979 m/sec, 216817911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1752 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 610/613 298/2000 QuasiCertifProtocol-PT-18-LTLCardinality-12 43555713 m, 58152 m/sec, 218586748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1757 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 37 (type EXCL) for QuasiCertifProtocol-PT-18-LTLCardinality-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1762 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 QuasiCertifProtocol-PT-18-LTLCardinality-03
[[35mlola[0m][I] time limit : 612 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 QuasiCertifProtocol-PT-18-LTLCardinality-12
[[35mlola[0m][I] time limit : 1838 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for QuasiCertifProtocol-PT-18-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 23
[[35mlola[0m][I] fired transitions : 24
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 5/612 5/5 QuasiCertifProtocol-PT-18-LTLCardinality-12 652035 m, -8580735 m/sec, 1920870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1767 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 37 (type EXCL) for QuasiCertifProtocol-PT-18-LTLCardinality-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1772 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 QuasiCertifProtocol-PT-18-LTLCardinality-06
[[35mlola[0m][I] time limit : 914 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for QuasiCertifProtocol-PT-18-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 QuasiCertifProtocol-PT-18-LTLCardinality-02
[[35mlola[0m][I] time limit : 1828 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 5/1828 3/2000 QuasiCertifProtocol-PT-18-LTLCardinality-02 304057 m, 60811 m/sec, 2338907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1777 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 10/1828 5/2000 QuasiCertifProtocol-PT-18-LTLCardinality-02 560718 m, 51332 m/sec, 4659980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1782 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 15/1828 7/2000 QuasiCertifProtocol-PT-18-LTLCardinality-02 817041 m, 51264 m/sec, 6959372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1787 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 20/1828 9/2000 QuasiCertifProtocol-PT-18-LTLCardinality-02 1055699 m, 47731 m/sec, 9259163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1792 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 25/1828 11/2000 QuasiCertifProtocol-PT-18-LTLCardinality-02 1278109 m, 44482 m/sec, 11552683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1797 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for QuasiCertifProtocol-PT-18-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1418087
[[35mlola[0m][I] fired transitions : 13227080
[[35mlola[0m][I] time used : 28
[[35mlola[0m][I] memory pages used : 12
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1802 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1807 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1812 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1817 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1822 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1827 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1832 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1837 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1842 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1847 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1852 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1857 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1862 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1867 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1872 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1877 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1882 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1887 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1892 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1897 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1902 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1907 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1912 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1917 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1922 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1927 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1932 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1937 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1942 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1947 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1952 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1957 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-13: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-PT-18-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-PT-18-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1962 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-PT-18-LTLCardinality-00: LTL false LTL model checker[0m

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="QuasiCertifProtocol-PT-18"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is QuasiCertifProtocol-PT-18, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662339700083"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/QuasiCertifProtocol-PT-18.tgz
mv QuasiCertifProtocol-PT-18 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;