About the Execution of LoLA for QuasiCertifProtocol-COL-32
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 9578.264 | 3600000.00 | 3675348.00 | 11591.30 | ??????FF??T??F?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662339600050.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is QuasiCertifProtocol-COL-32, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662339600050
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 620K
-rw-r--r-- 1 mcc users 6.5K Apr 13 04:08 CTLCardinality.txt
-rw-r--r-- 1 mcc users 67K Apr 13 04:08 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K Apr 13 03:47 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K Apr 13 03:47 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 23 07:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Apr 23 07:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 13 04:33 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 165K Apr 13 04:33 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.4K Apr 13 04:13 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 66K Apr 13 04:13 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 131K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME QuasiCertifProtocol-COL-32-CTLFireability-2024-00
FORMULA_NAME QuasiCertifProtocol-COL-32-CTLFireability-2024-01
FORMULA_NAME QuasiCertifProtocol-COL-32-CTLFireability-2024-02
FORMULA_NAME QuasiCertifProtocol-COL-32-CTLFireability-2024-03
FORMULA_NAME QuasiCertifProtocol-COL-32-CTLFireability-2024-04
FORMULA_NAME QuasiCertifProtocol-COL-32-CTLFireability-2024-05
FORMULA_NAME QuasiCertifProtocol-COL-32-CTLFireability-2024-06
FORMULA_NAME QuasiCertifProtocol-COL-32-CTLFireability-2024-07
FORMULA_NAME QuasiCertifProtocol-COL-32-CTLFireability-2024-08
FORMULA_NAME QuasiCertifProtocol-COL-32-CTLFireability-2024-09
FORMULA_NAME QuasiCertifProtocol-COL-32-CTLFireability-2024-10
FORMULA_NAME QuasiCertifProtocol-COL-32-CTLFireability-2024-11
FORMULA_NAME QuasiCertifProtocol-COL-32-CTLFireability-2024-12
FORMULA_NAME QuasiCertifProtocol-COL-32-CTLFireability-2024-13
FORMULA_NAME QuasiCertifProtocol-COL-32-CTLFireability-2024-14
FORMULA_NAME QuasiCertifProtocol-COL-32-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717237333257
FORMULA QuasiCertifProtocol-COL-32-CTLFireability-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA QuasiCertifProtocol-COL-32-CTLFireability-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA QuasiCertifProtocol-COL-32-CTLFireability-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA QuasiCertifProtocol-COL-32-CTLFireability-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Places: 3806, Transitions: 506
[[35mlola[0m][I] LAUNCH task # 81 (type SKEL/FNDP) for 54 QuasiCertifProtocol-COL-32-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 82 (type SKEL/EQUN) for 54 QuasiCertifProtocol-COL-32-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 83 (type SKEL/SRCH) for 54 QuasiCertifProtocol-COL-32-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 83 (type SKEL/SRCH) for QuasiCertifProtocol-COL-32-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 36
[[35mlola[0m][I] fired transitions : 35
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 81 (type FNDP) for QuasiCertifProtocol-COL-32-CTLFireability-2024-10 (obsolete)
[[35mlola[0m][W] CANCELED task # 82 (type EQUN) for QuasiCertifProtocol-COL-32-CTLFireability-2024-10 (obsolete)
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 88 (type SKEL/EQUN) for 64 QuasiCertifProtocol-COL-32-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 86 (type SKEL/SRCH) for 64 QuasiCertifProtocol-COL-32-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 86 (type SKEL/SRCH) for QuasiCertifProtocol-COL-32-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 35
[[35mlola[0m][I] fired transitions : 34
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 88 (type EQUN) for QuasiCertifProtocol-COL-32-CTLFireability-2024-12 (obsolete)
[[35mlola[0m][I] LAUNCH task # 91 (type SKEL/FNDP) for 29 QuasiCertifProtocol-COL-32-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 92 (type SKEL/EQUN) for 29 QuasiCertifProtocol-COL-32-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 93 (type SKEL/SRCH) for 29 QuasiCertifProtocol-COL-32-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 81 (type SKEL/FNDP) for QuasiCertifProtocol-COL-32-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 91 (type SKEL/FNDP) for QuasiCertifProtocol-COL-32-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 92 (type EQUN) for QuasiCertifProtocol-COL-32-CTLFireability-2024-07 (obsolete)
[[35mlola[0m][W] CANCELED task # 93 (type SRCH) for QuasiCertifProtocol-COL-32-CTLFireability-2024-07 (obsolete)
[[35mlola[0m][W] findlow criterion violated for transition 22
[[35mlola[0m][I] FINISHED task # 82 (type SKEL/EQUN) for QuasiCertifProtocol-COL-32-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 88 (type SKEL/EQUN) for QuasiCertifProtocol-COL-32-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 92 (type SKEL/EQUN) for QuasiCertifProtocol-COL-32-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][W] findlow criterion violated for transition 21
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][W] findlow criterion violated for transition 16
[[35mlola[0m][I] LAUNCH task # 96 (type EXCL) for 54 QuasiCertifProtocol-COL-32-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 133 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 94 (type FNDP) for 54 QuasiCertifProtocol-COL-32-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 95 (type EQUN) for 54 QuasiCertifProtocol-COL-32-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 95 (type EQUN) for QuasiCertifProtocol-COL-32-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][W] CANCELED task # 94 (type FNDP) for QuasiCertifProtocol-COL-32-CTLFireability-2024-10 (obsolete)
[[35mlola[0m][W] CANCELED task # 96 (type EXCL) for QuasiCertifProtocol-COL-32-CTLFireability-2024-10 (obsolete)
[[35mlola[0m][W] findlow criterion violated for 9 clusters
[[35mlola[0m][I] Time for checking findlow: 2
[[35mlola[0m][I] LAUNCH task # 97 (type SKEL/SRCH) for 3 QuasiCertifProtocol-COL-32-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 98 (type SKEL/SRCH) for 40 QuasiCertifProtocol-COL-32-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 98 (type SKEL/SRCH) for QuasiCertifProtocol-COL-32-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 97 (type SKEL/SRCH) for QuasiCertifProtocol-COL-32-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 102 (type EXCL) for 29 QuasiCertifProtocol-COL-32-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 100 (type FNDP) for 29 QuasiCertifProtocol-COL-32-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 101 (type EQUN) for 29 QuasiCertifProtocol-COL-32-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[*** LOG ERROR #0001 ***] [2024-06-01 10:22:15] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 102 (type EXCL) for QuasiCertifProtocol-COL-32-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 169
[[35mlola[0m][I] fired transitions : 168
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 100 (type FNDP) for QuasiCertifProtocol-COL-32-CTLFireability-2024-07 (obsolete)
[[35mlola[0m][W] CANCELED task # 101 (type EQUN) for QuasiCertifProtocol-COL-32-CTLFireability-2024-07 (obsolete)
[[35mlola[0m][I] FINISHED task # 94 (type FNDP) for QuasiCertifProtocol-COL-32-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 100 (type FNDP) for QuasiCertifProtocol-COL-32-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 72 (type EXCL) for 71 QuasiCertifProtocol-COL-32-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 101 (type EQUN) for QuasiCertifProtocol-COL-32-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 72 (type EXCL) for QuasiCertifProtocol-COL-32-CTLFireability-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 55
[[35mlola[0m][I] fired transitions : 73
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 QuasiCertifProtocol-COL-32-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for QuasiCertifProtocol-COL-32-CTLFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 36
[[35mlola[0m][I] fired transitions : 71
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 QuasiCertifProtocol-COL-32-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 114 (type EQUN) for 64 QuasiCertifProtocol-COL-32-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 118 (type EQUN) for 19 QuasiCertifProtocol-COL-32-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 114 (type EQUN) for QuasiCertifProtocol-COL-32-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 118 (type EQUN) for QuasiCertifProtocol-COL-32-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 1/224 1/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 101304 m, 20260 m/sec, 307507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 6/224 3/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 474586 m, 74656 m/sec, 1718183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 11/224 5/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 829095 m, 70901 m/sec, 3145091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 16/224 7/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 1141940 m, 62569 m/sec, 4598221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 21/224 9/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 1476488 m, 66909 m/sec, 6038216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 26/224 11/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 1819430 m, 68588 m/sec, 7474684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 31/224 13/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 2129952 m, 62104 m/sec, 8926247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 36/224 15/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 2445818 m, 63173 m/sec, 10373481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 41/224 16/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 2745182 m, 59872 m/sec, 11831122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 46/224 18/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 3031526 m, 57268 m/sec, 13296034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 51/224 19/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 3290538 m, 51802 m/sec, 14778994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 56/224 21/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 3600635 m, 62019 m/sec, 16236468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 61/224 23/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 3941086 m, 68090 m/sec, 17670226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 66/224 25/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 4239684 m, 59719 m/sec, 19130086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 71/224 27/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 4573371 m, 66737 m/sec, 20573494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 76/224 29/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 4870128 m, 59351 m/sec, 22032875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 81/224 30/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 5160661 m, 58106 m/sec, 23498296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 86/224 32/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 5429222 m, 53712 m/sec, 24975695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 91/224 33/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 5704018 m, 54959 m/sec, 26458443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 96/224 35/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 6023772 m, 63950 m/sec, 27907154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 101/224 37/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 6323264 m, 59898 m/sec, 29365373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 106/224 39/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 6609774 m, 57302 m/sec, 30831461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 111/224 40/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 6870996 m, 52244 m/sec, 32313995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 116/224 42/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 7146995 m, 55199 m/sec, 33787779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 121/224 43/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 7437246 m, 58050 m/sec, 35259502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 126/224 45/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 7702804 m, 53111 m/sec, 36741372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 131/224 46/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 7961058 m, 51650 m/sec, 38226804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 136/224 48/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 8226133 m, 53015 m/sec, 39707063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 141/224 49/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 8473836 m, 49540 m/sec, 41200820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 146/224 51/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 8712348 m, 47702 m/sec, 42698621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 151/224 52/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 8941020 m, 45734 m/sec, 44204771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 156/224 53/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 9199736 m, 51743 m/sec, 45693982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 161/224 55/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 9543506 m, 68754 m/sec, 47131694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 166/224 57/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 9854212 m, 62141 m/sec, 48587513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 171/224 59/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 10186340 m, 66425 m/sec, 50038000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 176/224 61/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 10484892 m, 59710 m/sec, 51499072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 181/224 63/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 10776973 m, 58416 m/sec, 52961540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 186/224 64/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 11057880 m, 56181 m/sec, 54433237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 191/224 66/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 11304561 m, 49336 m/sec, 55922563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 196/224 68/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 11640068 m, 67101 m/sec, 57364885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 201/224 69/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 11936614 m, 59309 m/sec, 58828007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 206/224 71/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 12226681 m, 58013 m/sec, 60292249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 211/224 72/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 12497560 m, 54175 m/sec, 61768083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 216/224 74/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 12760322 m, 52552 m/sec, 63247533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 221/224 76/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 13051996 m, 58334 m/sec, 64707623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 1 (type EXCL) for QuasiCertifProtocol-COL-32-CTLFireability-2024-00 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 112 (type EXCL) for 64 QuasiCertifProtocol-COL-32-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 QuasiCertifProtocol-COL-32-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 3370 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 112 (type EXCL) for QuasiCertifProtocol-COL-32-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 35
[[35mlola[0m][I] fired transitions : 34
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 5/224 3/5 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 385528 m, -2533293 m/sec, 1397649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 10/224 5/5 QuasiCertifProtocol-COL-32-CTLFireability-2024-00 750692 m, 73032 m/sec, 2817660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 1 (type EXCL) for QuasiCertifProtocol-COL-32-CTLFireability-2024-00 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 75 (type EXCL) for 74 QuasiCertifProtocol-COL-32-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 5/239 2/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 226262 m, 45252 m/sec, 1579485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 10/239 3/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 412609 m, 37269 m/sec, 3079861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 15/239 4/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 586539 m, 34786 m/sec, 4609170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 20/239 5/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 805379 m, 43768 m/sec, 6144658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 25/239 6/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 972715 m, 33467 m/sec, 7636998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 30/239 7/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 1168411 m, 39139 m/sec, 9189427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 35/239 8/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 1367441 m, 39806 m/sec, 10699093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 40/239 9/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 1525292 m, 31570 m/sec, 12197737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 45/239 10/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 1747461 m, 44433 m/sec, 13747881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 50/239 11/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 1922132 m, 34934 m/sec, 15243809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 55/239 12/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 2107519 m, 37077 m/sec, 16778810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 60/239 13/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 2304961 m, 39488 m/sec, 18283098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 65/239 13/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 2463678 m, 31743 m/sec, 19779840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 70/239 15/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 2680820 m, 43428 m/sec, 21316341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 75/239 15/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 2848937 m, 33623 m/sec, 22810871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 80/239 16/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 3042264 m, 38665 m/sec, 24337902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 85/239 17/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 3224893 m, 36525 m/sec, 25831139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 90/239 18/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 3399268 m, 34875 m/sec, 27345213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 95/239 19/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 3592020 m, 38550 m/sec, 28843290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 100/239 20/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 3754391 m, 32474 m/sec, 30340051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 105/239 21/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 3957672 m, 40656 m/sec, 31845001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 110/239 22/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 4116805 m, 31826 m/sec, 33332640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 115/239 23/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 4315299 m, 39698 m/sec, 34838318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 120/239 23/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 4478794 m, 32699 m/sec, 36326380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 125/239 24/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 4670538 m, 38348 m/sec, 37822127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 130/239 25/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 4834339 m, 32760 m/sec, 39305565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 135/239 26/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 5020600 m, 37252 m/sec, 40791278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 140/239 27/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 5182857 m, 32451 m/sec, 42269664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 145/239 28/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 5366796 m, 36787 m/sec, 43740304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 150/239 28/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 5524183 m, 31477 m/sec, 45211138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 155/239 29/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 5703816 m, 35926 m/sec, 46667720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 160/239 30/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 5861138 m, 31464 m/sec, 48133893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 165/239 31/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 6038717 m, 35515 m/sec, 49584744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 170/239 31/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 6200061 m, 32268 m/sec, 51026379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 175/239 32/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 6360820 m, 32151 m/sec, 52461472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 180/239 33/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 6529683 m, 33772 m/sec, 53912577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 185/239 34/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 6686585 m, 31380 m/sec, 55375051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 190/239 34/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 6858985 m, 34480 m/sec, 56838913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 195/239 35/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 7018471 m, 31897 m/sec, 58295377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 200/239 36/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 7164673 m, 29240 m/sec, 59747949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 205/239 36/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 7294700 m, 26005 m/sec, 61207776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 210/239 37/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 7442350 m, 29530 m/sec, 62666437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 215/239 37/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 7574458 m, 26421 m/sec, 64125383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 220/239 38/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 7704027 m, 25913 m/sec, 65585679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 225/239 38/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 7821717 m, 23538 m/sec, 67046457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 230/239 39/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 7967949 m, 29246 m/sec, 68509290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 CTL EXCL 235/239 40/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 8122986 m, 31007 m/sec, 69966590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 75 (type EXCL) for QuasiCertifProtocol-COL-32-CTLFireability-2024-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 QuasiCertifProtocol-COL-32-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 75 (type EXCL) for 74 QuasiCertifProtocol-COL-32-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 3115 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 5/239 2/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 224882 m, 44976 m/sec, 1569194 t fired, .
[[35mlola[0m][.] 75 CTL EXCL 5/3115 2/5 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 225313 m, -1579534 m/sec, 1572936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 10/239 3/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 409296 m, 36882 m/sec, 3054265 t fired, .
[[35mlola[0m][.] 75 CTL EXCL 10/222 3/5 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 411229 m, 37183 m/sec, 3068671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 15/239 4/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 582065 m, 34553 m/sec, 4577371 t fired, .
[[35mlola[0m][.] 75 CTL EXCL 15/222 4/5 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 584784 m, 34711 m/sec, 4596065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 20/239 5/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 801809 m, 43948 m/sec, 6113929 t fired, .
[[35mlola[0m][.] 75 CTL EXCL 20/222 5/5 QuasiCertifProtocol-COL-32-CTLFireability-2024-14 803730 m, 43789 m/sec, 6130025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 75 (type EXCL) for QuasiCertifProtocol-COL-32-CTLFireability-2024-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 25/239 6/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 969498 m, 33537 m/sec, 7606611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 30/239 7/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 1163361 m, 38772 m/sec, 9158900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 35/239 8/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 1363568 m, 40041 m/sec, 10668573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 40/239 9/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 1521852 m, 31656 m/sec, 12164151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 45/239 10/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 1742472 m, 44124 m/sec, 13715438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 50/239 11/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 1918682 m, 35242 m/sec, 15210091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 55/239 12/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 2102618 m, 36787 m/sec, 16744367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 60/239 13/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 2300749 m, 39626 m/sec, 18248108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 65/239 13/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 2457476 m, 31345 m/sec, 19740314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 70/239 15/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 2676571 m, 43819 m/sec, 21279834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 75/239 15/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 2844540 m, 33593 m/sec, 22775409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 80/239 16/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 3037198 m, 38531 m/sec, 24302540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 85/239 17/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 3220786 m, 36717 m/sec, 25796188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 90/239 18/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 3393961 m, 34635 m/sec, 27309112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 95/239 19/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 3588824 m, 38972 m/sec, 28809966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 100/239 20/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 3749387 m, 32112 m/sec, 30304942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 105/239 21/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 3954185 m, 40959 m/sec, 31815463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 110/239 22/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 4114009 m, 31964 m/sec, 33302154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 115/239 23/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 4311659 m, 39530 m/sec, 34807105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 120/239 23/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 4475719 m, 32812 m/sec, 36295395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 125/239 24/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 4667288 m, 38313 m/sec, 37791623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 130/239 25/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 4831057 m, 32753 m/sec, 39271202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 135/239 26/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 5015375 m, 36863 m/sec, 40745737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 140/239 27/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 5177670 m, 32459 m/sec, 42213070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 145/239 28/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 5360357 m, 36537 m/sec, 43683765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 150/239 28/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 5519432 m, 31815 m/sec, 45156543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 155/239 29/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 5699445 m, 36002 m/sec, 46623399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 160/239 30/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 5852942 m, 30699 m/sec, 48076757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 165/239 31/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 6030929 m, 35597 m/sec, 49517204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 170/239 31/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 6191159 m, 32046 m/sec, 50948867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 175/239 32/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 6353551 m, 32478 m/sec, 52380945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 180/239 33/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 6520506 m, 33391 m/sec, 53832182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 185/239 34/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 6678247 m, 31548 m/sec, 55285258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 190/239 34/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 6846542 m, 33659 m/sec, 56737913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 195/239 35/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 7009138 m, 32519 m/sec, 58176243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 200/239 36/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 7148996 m, 27971 m/sec, 59614290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 205/239 36/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 7284081 m, 27017 m/sec, 61065183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 210/239 37/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 7424681 m, 28120 m/sec, 62517372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 215/239 37/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 7561212 m, 27306 m/sec, 63961087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 220/239 38/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 7690746 m, 25906 m/sec, 65414341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 225/239 38/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 7809720 m, 23794 m/sec, 66873135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 230/239 39/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 7952346 m, 28525 m/sec, 68334849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 235/239 40/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 8107357 m, 31002 m/sec, 69795760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 62 (type EXCL) for QuasiCertifProtocol-COL-32-CTLFireability-2024-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 QuasiCertifProtocol-COL-32-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 QuasiCertifProtocol-COL-32-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 2875 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for QuasiCertifProtocol-COL-32-CTLFireability-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 36
[[35mlola[0m][I] fired transitions : 36
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 5/239 2/5 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 224264 m, -1576618 m/sec, 1564555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 10/239 3/5 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 407692 m, 36685 m/sec, 3044927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 15/239 4/5 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 578722 m, 34206 m/sec, 4553480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 20/239 5/5 QuasiCertifProtocol-COL-32-CTLFireability-2024-11 796283 m, 43512 m/sec, 6071647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 62 (type EXCL) for QuasiCertifProtocol-COL-32-CTLFireability-2024-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 40 QuasiCertifProtocol-COL-32-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 259 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 5/259 2/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 224768 m, 44953 m/sec, 1568332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 10/259 3/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 405384 m, 36123 m/sec, 3029734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 15/259 4/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 574903 m, 33903 m/sec, 4529281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 20/259 5/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 795806 m, 44180 m/sec, 6067320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 25/259 6/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 964622 m, 33763 m/sec, 7554474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 30/259 7/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 1154410 m, 37957 m/sec, 9091434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 35/259 8/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 1355903 m, 40298 m/sec, 10591652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 40/259 9/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 1515359 m, 31891 m/sec, 12087565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 45/259 10/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 1732549 m, 43438 m/sec, 13647094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 50/259 11/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 1911575 m, 35805 m/sec, 15147077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 55/259 12/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 2093631 m, 36411 m/sec, 16682494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 60/259 13/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 2294876 m, 40249 m/sec, 18194301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 65/259 13/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 2453524 m, 31729 m/sec, 19690524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 70/259 15/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 2671222 m, 43539 m/sec, 21233433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 75/259 15/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 2838603 m, 33476 m/sec, 22728983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 80/259 16/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 3030382 m, 38355 m/sec, 24258284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 85/259 17/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 3216172 m, 37158 m/sec, 25756566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 90/259 18/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 3388592 m, 34484 m/sec, 27271169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 95/259 19/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 3587022 m, 39686 m/sec, 28791919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 100/259 20/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 3747201 m, 32035 m/sec, 30288422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 105/259 21/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 3952580 m, 41075 m/sec, 31800568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 110/259 22/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 4113017 m, 32087 m/sec, 33290871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 115/259 23/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 4311135 m, 39623 m/sec, 34801324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 120/259 23/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 4475519 m, 32876 m/sec, 36292774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 125/259 24/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 4667373 m, 38370 m/sec, 37792725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 130/259 25/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 4831758 m, 32877 m/sec, 39278305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 135/259 26/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 5017468 m, 37142 m/sec, 40769410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 140/259 27/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 5181075 m, 32721 m/sec, 42252915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 145/259 28/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 5365745 m, 36934 m/sec, 43733729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 150/259 28/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 5524459 m, 31742 m/sec, 45215077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 155/259 29/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 5705859 m, 36280 m/sec, 46687979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 160/259 30/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 5864069 m, 31642 m/sec, 48156242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 165/259 31/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 6042134 m, 35613 m/sec, 49615191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 170/259 31/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 6206786 m, 32930 m/sec, 51075402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 175/259 32/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 6370930 m, 32828 m/sec, 52542025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 180/259 33/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 6539914 m, 33796 m/sec, 54009547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 185/259 34/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 6695792 m, 31175 m/sec, 55475489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 190/259 34/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 6869054 m, 34652 m/sec, 56918553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 195/259 35/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 7025878 m, 31364 m/sec, 58353296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 200/259 36/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 7169312 m, 28686 m/sec, 59789676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 205/259 36/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 7296960 m, 25529 m/sec, 61228035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 210/259 37/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 7443533 m, 29314 m/sec, 62675818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 215/259 37/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 7575115 m, 26316 m/sec, 64133645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 220/259 38/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 7704866 m, 25950 m/sec, 65594109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 225/259 38/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 7822394 m, 23505 m/sec, 67056481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 230/259 39/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 7968845 m, 29290 m/sec, 68519483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 235/259 40/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 8124089 m, 31048 m/sec, 69976897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 240/259 40/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 8249164 m, 25015 m/sec, 71438596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 245/259 41/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 8378055 m, 25778 m/sec, 72902206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 250/259 41/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 8500981 m, 24585 m/sec, 74368728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 255/259 42/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 8638264 m, 27456 m/sec, 75837624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 49 (type EXCL) for QuasiCertifProtocol-COL-32-CTLFireability-2024-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 2 0 0 3 1 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 40 QuasiCertifProtocol-COL-32-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 259 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 40 QuasiCertifProtocol-COL-32-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 2590 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 5/259 2/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 226239 m, 45247 m/sec, 1579290 t fired, .
[[35mlola[0m][.] 49 CTL EXCL 5/2590 2/5 QuasiCertifProtocol-COL-32-CTLFireability-2024-08 218905 m, -1683871 m/sec, 1526835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for QuasiCertifProtocol-COL-32-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 245780
[[35mlola[0m][I] fired transitions : 1720354
[[35mlola[0m][I] time used : 6
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][W] CANCELED task # 49 (type EXCL) for QuasiCertifProtocol-COL-32-CTLFireability-2024-08 (obsolete)
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 19 QuasiCertifProtocol-COL-32-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 287 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for QuasiCertifProtocol-COL-32-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 36
[[35mlola[0m][I] fired transitions : 35
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 QuasiCertifProtocol-COL-32-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 369 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for QuasiCertifProtocol-COL-32-CTLFireability-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 36
[[35mlola[0m][I] fired transitions : 71
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 QuasiCertifProtocol-COL-32-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 430 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 4/430 1/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 162613 m, 32522 m/sec, 1134675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 9/430 2/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 324626 m, 32402 m/sec, 2422170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 14/430 3/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 478547 m, 30784 m/sec, 3724520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 19/430 4/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 645405 m, 33371 m/sec, 5004550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 24/430 5/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 808886 m, 32696 m/sec, 6289896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 29/430 6/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 962724 m, 30767 m/sec, 7574686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 34/430 6/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 1125911 m, 32637 m/sec, 8856284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 39/430 7/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 1284796 m, 31777 m/sec, 10134495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 44/430 8/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 1442586 m, 31558 m/sec, 11412618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 49/430 9/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 1601405 m, 31763 m/sec, 12691707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 54/430 10/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 1761290 m, 31977 m/sec, 13961853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 59/430 11/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 1916560 m, 31054 m/sec, 15237380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 64/430 11/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 2073653 m, 31418 m/sec, 16507971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 69/430 12/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 2232524 m, 31774 m/sec, 17784760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 74/430 13/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 2389791 m, 31453 m/sec, 19078355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 79/430 14/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 2550223 m, 32086 m/sec, 20366776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 84/430 15/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 2710453 m, 32046 m/sec, 21650842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 89/430 15/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 2860883 m, 30086 m/sec, 22946880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 94/430 16/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 3024353 m, 32694 m/sec, 24225180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 99/430 17/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 3181898 m, 31509 m/sec, 25506543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 104/430 18/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 3323331 m, 28286 m/sec, 26803691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 109/430 19/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 3493649 m, 34063 m/sec, 28070914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 114/430 19/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 3645950 m, 30460 m/sec, 29357799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 119/430 20/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 3799794 m, 30768 m/sec, 30636631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 124/430 21/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 3956260 m, 31293 m/sec, 31907849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 129/430 22/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 4102304 m, 29208 m/sec, 33189235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 134/430 22/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 4262399 m, 32019 m/sec, 34446342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 139/430 23/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 4411470 m, 29814 m/sec, 35714283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 144/430 24/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 4559288 m, 29563 m/sec, 36978022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 149/430 24/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 4712824 m, 30707 m/sec, 38233736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 154/430 25/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 4852698 m, 27974 m/sec, 39498754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 159/430 26/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 5010283 m, 31517 m/sec, 40742124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 164/430 27/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 5153685 m, 28680 m/sec, 41996739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 169/430 27/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 5300815 m, 29426 m/sec, 43239770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 174/430 28/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 5447475 m, 29332 m/sec, 44480945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 179/430 29/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 5588662 m, 28237 m/sec, 45719173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 184/430 29/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 5734972 m, 29262 m/sec, 46951124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 189/430 30/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 5869729 m, 26951 m/sec, 48182830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 194/430 31/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 6015806 m, 29215 m/sec, 49403076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 199/430 31/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 6145185 m, 25875 m/sec, 50627632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 204/430 32/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 6290532 m, 29069 m/sec, 51834328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 209/430 32/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 6419814 m, 25856 m/sec, 53047296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 214/430 33/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 6567120 m, 29461 m/sec, 54268988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 219/430 34/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 6697999 m, 26175 m/sec, 55501659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 224/430 34/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 6841601 m, 28720 m/sec, 56704530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 229/430 35/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 6978448 m, 27369 m/sec, 57865862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 234/430 35/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 7090612 m, 22432 m/sec, 59018523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 239/430 36/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 7205352 m, 22948 m/sec, 60185088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 244/430 36/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 7308646 m, 20658 m/sec, 61354787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 249/430 37/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 7428493 m, 23969 m/sec, 62547788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 254/430 37/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 7538773 m, 22056 m/sec, 63711760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 259/430 38/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 7640664 m, 20378 m/sec, 64890283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 264/430 38/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 7742108 m, 20288 m/sec, 66065317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 269/430 38/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 7836326 m, 18843 m/sec, 67251667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 274/430 39/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 7965911 m, 25917 m/sec, 68483752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 279/430 40/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 8096430 m, 26103 m/sec, 69676223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 284/430 40/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 8201628 m, 21039 m/sec, 70843983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 289/430 41/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 8308163 m, 21307 m/sec, 72027862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 294/430 41/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 8405401 m, 19447 m/sec, 73190772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 299/430 41/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 8501550 m, 19229 m/sec, 74373762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 304/430 42/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 8615081 m, 22706 m/sec, 75564763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 309/430 42/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 8711343 m, 19252 m/sec, 76739651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 314/430 43/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 8810510 m, 19833 m/sec, 77928395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 319/430 43/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 8901084 m, 18114 m/sec, 79110499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 324/430 43/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 8995107 m, 18804 m/sec, 80302157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 329/430 44/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 9171795 m, 35337 m/sec, 81590987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 334/430 45/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 9333741 m, 32389 m/sec, 82896939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 339/430 46/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 9481041 m, 29460 m/sec, 84215384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 344/430 47/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 9659670 m, 35725 m/sec, 85497283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 349/430 48/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 9819870 m, 32040 m/sec, 86789145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 354/430 49/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 9966216 m, 29269 m/sec, 88097769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 359/430 49/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 10140991 m, 34955 m/sec, 89374084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 364/430 50/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 10301027 m, 32007 m/sec, 90669886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 369/430 51/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 10445726 m, 28939 m/sec, 91976916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 374/430 52/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 10620231 m, 34901 m/sec, 93251211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 379/430 53/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 10777708 m, 31495 m/sec, 94541277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 384/430 53/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 10924080 m, 29274 m/sec, 95838813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 389/430 54/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 11094712 m, 34126 m/sec, 97111459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 394/430 55/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 11248523 m, 30762 m/sec, 98400638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 399/430 56/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 11401565 m, 30608 m/sec, 99679584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 404/430 57/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 11562666 m, 32220 m/sec, 100954675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 409/430 57/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 11715628 m, 30592 m/sec, 102235904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 414/430 58/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 11872219 m, 31318 m/sec, 103508020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 419/430 59/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 12029747 m, 31505 m/sec, 104782666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 424/430 60/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 12173210 m, 28692 m/sec, 106066913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 429/430 60/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 12337497 m, 32857 m/sec, 107328486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 11 (type EXCL) for QuasiCertifProtocol-COL-32-CTLFireability-2024-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 3 QuasiCertifProtocol-COL-32-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 430 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 QuasiCertifProtocol-COL-32-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 2150 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 8 (type EXCL) for QuasiCertifProtocol-COL-32-CTLFireability-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 35
[[35mlola[0m][I] fired transitions : 34
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 5/430 1/5 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 180777 m, -2431344 m/sec, 1274975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 10/430 2/5 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 346685 m, 33181 m/sec, 2593599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 15/430 3/5 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 500471 m, 30757 m/sec, 3929511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 20/430 4/5 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 675970 m, 35099 m/sec, 5227948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 25/430 5/5 QuasiCertifProtocol-COL-32-CTLFireability-2024-02 840495 m, 32905 m/sec, 6539552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 11 (type EXCL) for QuasiCertifProtocol-COL-32-CTLFireability-2024-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 QuasiCertifProtocol-COL-32-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 530 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for QuasiCertifProtocol-COL-32-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 36
[[35mlola[0m][I] fired transitions : 36
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 78 (type EXCL) for 77 QuasiCertifProtocol-COL-32-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 706 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 5/706 2/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 227156 m, 45431 m/sec, 1586439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 10/706 3/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 413462 m, 37261 m/sec, 3087922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 15/706 4/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 588102 m, 34928 m/sec, 4621395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 20/706 5/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 807526 m, 43884 m/sec, 6162371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 25/706 6/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 975137 m, 33522 m/sec, 7657056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 30/706 7/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 1172233 m, 39419 m/sec, 9216163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 35/706 8/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 1370556 m, 39664 m/sec, 10726015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 40/706 9/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 1529607 m, 31810 m/sec, 12225410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 45/706 10/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 1753043 m, 44687 m/sec, 13778943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 50/706 11/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 1924899 m, 34371 m/sec, 15272836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 55/706 12/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 2111457 m, 37311 m/sec, 16808451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 60/706 13/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 2307815 m, 39271 m/sec, 18310846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 65/706 13/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 2467551 m, 31947 m/sec, 19806797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 70/706 15/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 2684682 m, 43426 m/sec, 21342537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 75/706 15/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 2851540 m, 33371 m/sec, 22835812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 80/706 16/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 3045232 m, 38738 m/sec, 24360442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 85/706 17/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 3227014 m, 36356 m/sec, 25851144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 90/706 18/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 3402019 m, 35001 m/sec, 27363933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 95/706 19/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 3594009 m, 38398 m/sec, 28860162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 100/706 20/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 3756585 m, 32515 m/sec, 30354280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 105/706 21/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 3959195 m, 40522 m/sec, 31858113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 110/706 22/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 4118155 m, 31792 m/sec, 33345288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 115/706 23/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 4316879 m, 39744 m/sec, 34849964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 120/706 23/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 4479952 m, 32614 m/sec, 36335988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 125/706 24/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 4671445 m, 38298 m/sec, 37830930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 130/706 25/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 4835102 m, 32731 m/sec, 39313395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 135/706 26/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 5021056 m, 37190 m/sec, 40794667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 140/706 27/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 5183035 m, 32395 m/sec, 42271300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 145/706 28/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 5367550 m, 36903 m/sec, 43747000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 150/706 28/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 5524981 m, 31486 m/sec, 45219794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 155/706 29/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 5705468 m, 36097 m/sec, 46684733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 160/706 30/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 5862813 m, 31469 m/sec, 48146204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 165/706 31/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 6040151 m, 35467 m/sec, 49599142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 170/706 31/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 6202410 m, 32451 m/sec, 51046551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 175/706 32/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 6364212 m, 32360 m/sec, 52489452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 180/706 33/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 6533536 m, 33864 m/sec, 53946502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 185/706 34/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 6688627 m, 31018 m/sec, 55397747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 190/706 34/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 6861796 m, 34633 m/sec, 56862319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 195/706 35/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 7021417 m, 31924 m/sec, 58314568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 200/706 36/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 7166711 m, 29058 m/sec, 59764641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 205/706 36/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 7296221 m, 25902 m/sec, 61220616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 210/706 37/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 7443050 m, 29365 m/sec, 62672156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 215/706 37/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 7574614 m, 26312 m/sec, 64127483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 220/706 38/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 7703927 m, 25862 m/sec, 65584510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 225/706 38/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 7821559 m, 23526 m/sec, 67043806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 230/706 39/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 7967668 m, 29221 m/sec, 68505379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 235/706 40/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 8122535 m, 30973 m/sec, 69962705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 240/706 40/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 8247896 m, 25072 m/sec, 71419960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 245/706 41/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 8376862 m, 25793 m/sec, 72882507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 250/706 41/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 8498685 m, 24364 m/sec, 74344016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 255/706 42/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 8635383 m, 27339 m/sec, 75803685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 260/706 42/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 8750584 m, 23040 m/sec, 77265220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 265/706 43/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 8871203 m, 24123 m/sec, 78727834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 270/706 43/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 8977348 m, 21229 m/sec, 80194714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 275/706 45/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 9201356 m, 44801 m/sec, 81770950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 280/706 46/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 9384853 m, 36699 m/sec, 83270167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 285/706 47/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 9561710 m, 35371 m/sec, 84801320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 290/706 48/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 9775256 m, 42709 m/sec, 86332829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 295/706 48/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 9941165 m, 33181 m/sec, 87830600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 300/706 50/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 10142225 m, 40212 m/sec, 89377001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 305/706 50/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 10328797 m, 37314 m/sec, 90874130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 310/706 51/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 10499806 m, 34201 m/sec, 92385562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 315/706 52/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 10711954 m, 42429 m/sec, 93912290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 320/706 53/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 10876901 m, 32989 m/sec, 95404837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 325/706 54/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 11077367 m, 40093 m/sec, 96936995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 330/706 55/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 11258667 m, 36260 m/sec, 98432203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 335/706 56/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 11434970 m, 35260 m/sec, 99949001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 340/706 57/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 11631493 m, 39304 m/sec, 101454112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 345/706 58/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 11789574 m, 31616 m/sec, 102935955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 350/706 59/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 11993610 m, 40807 m/sec, 104416713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 355/706 60/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 12154148 m, 32107 m/sec, 105865452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 360/706 61/2000 QuasiCertifProtocol-COL-32-CTLFireability-2024-15 12346326 m, 38435 m/sec, 107335080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-32-CTLFireability-2024-10: DISJ true state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-32-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-08: CONJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-12: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-32-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="QuasiCertifProtocol-COL-32"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is QuasiCertifProtocol-COL-32, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662339600050"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/QuasiCertifProtocol-COL-32.tgz
mv QuasiCertifProtocol-COL-32 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;