About the Execution of LoLA for QuasiCertifProtocol-COL-18
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 828346.00 | 0.00 | 0.00 | ?FF????????????? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662339600028.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is QuasiCertifProtocol-COL-18, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662339600028
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 512K
-rw-r--r-- 1 mcc users 7.9K Apr 13 04:07 CTLCardinality.txt
-rw-r--r-- 1 mcc users 84K Apr 13 04:07 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.7K Apr 13 04:00 CTLFireability.txt
-rw-r--r-- 1 mcc users 85K Apr 13 04:00 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Apr 23 07:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Apr 23 07:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 07:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 23 07:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 6.9K Apr 13 04:14 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 62K Apr 13 04:14 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.2K Apr 13 04:10 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 55K Apr 13 04:10 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 93K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME QuasiCertifProtocol-COL-18-LTLFireability-00
FORMULA_NAME QuasiCertifProtocol-COL-18-LTLFireability-01
FORMULA_NAME QuasiCertifProtocol-COL-18-LTLFireability-02
FORMULA_NAME QuasiCertifProtocol-COL-18-LTLFireability-03
FORMULA_NAME QuasiCertifProtocol-COL-18-LTLFireability-04
FORMULA_NAME QuasiCertifProtocol-COL-18-LTLFireability-05
FORMULA_NAME QuasiCertifProtocol-COL-18-LTLFireability-06
FORMULA_NAME QuasiCertifProtocol-COL-18-LTLFireability-07
FORMULA_NAME QuasiCertifProtocol-COL-18-LTLFireability-08
FORMULA_NAME QuasiCertifProtocol-COL-18-LTLFireability-09
FORMULA_NAME QuasiCertifProtocol-COL-18-LTLFireability-10
FORMULA_NAME QuasiCertifProtocol-COL-18-LTLFireability-11
FORMULA_NAME QuasiCertifProtocol-COL-18-LTLFireability-12
FORMULA_NAME QuasiCertifProtocol-COL-18-LTLFireability-13
FORMULA_NAME QuasiCertifProtocol-COL-18-LTLFireability-14
FORMULA_NAME QuasiCertifProtocol-COL-18-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717232686276
FORMULA QuasiCertifProtocol-COL-18-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA QuasiCertifProtocol-COL-18-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717233514622
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Places: 1398, Transitions: 296
[[35mlola[0m][W] findlow criterion violated for transition 22
[[35mlola[0m][W] findlow criterion violated for transition 21
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 QuasiCertifProtocol-COL-18-LTLFireability-01
[[35mlola[0m][I] time limit : 133 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 65 (type FNDP) for 6 QuasiCertifProtocol-COL-18-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 6 QuasiCertifProtocol-COL-18-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for QuasiCertifProtocol-COL-18-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 22
[[35mlola[0m][I] fired transitions : 22
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 6 QuasiCertifProtocol-COL-18-LTLFireability-02
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 69 (type FNDP) for 9 QuasiCertifProtocol-COL-18-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][W] findlow criterion violated for transition 16
[[35mlola[0m][I] FINISHED task # 65 (type FNDP) for QuasiCertifProtocol-COL-18-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 66 (type EQUN) for QuasiCertifProtocol-COL-18-LTLFireability-02 (obsolete)
[[35mlola[0m][W] CANCELED task # 67 (type EXCL) for QuasiCertifProtocol-COL-18-LTLFireability-02 (obsolete)
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 57 QuasiCertifProtocol-COL-18-LTLFireability-15
[[35mlola[0m][I] time limit : 143 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 9 QuasiCertifProtocol-COL-18-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type EXCL) for QuasiCertifProtocol-COL-18-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for QuasiCertifProtocol-COL-18-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 22
[[35mlola[0m][I] fired transitions : 22
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 QuasiCertifProtocol-COL-18-LTLFireability-11
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 18 QuasiCertifProtocol-COL-18-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for QuasiCertifProtocol-COL-18-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][W] CANCELED task # 69 (type FNDP) for QuasiCertifProtocol-COL-18-LTLFireability-03 (obsolete)
[*** LOG ERROR #0001 ***] [2024-06-01 09:04:47] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 69 (type FNDP) for QuasiCertifProtocol-COL-18-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] findlow criterion violated for 9 clusters
[[35mlola[0m][I] Time for checking findlow: 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 4/239 4/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 366809 m, 73361 m/sec, 2343281 t fired, .
[[35mlola[0m][.] 76 EF STEQ 4/3599 0/5 QuasiCertifProtocol-COL-18-LTLFireability-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for QuasiCertifProtocol-COL-18-LTLFireability-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for QuasiCertifProtocol-COL-18-LTLFireability-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 9/239 8/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 775683 m, 81774 m/sec, 5147487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 14/239 11/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 1118770 m, 68617 m/sec, 7866343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 19/239 14/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 1485264 m, 73298 m/sec, 10680873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 24/239 18/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 1893609 m, 81669 m/sec, 13504816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 29/239 21/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 2226301 m, 66538 m/sec, 16206295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 34/239 25/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 2602390 m, 75217 m/sec, 19001022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 39/239 28/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 2978057 m, 75133 m/sec, 21728821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 44/239 31/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 3273114 m, 59011 m/sec, 24404484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 49/239 34/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 3685855 m, 82548 m/sec, 27216855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 54/239 37/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 4021278 m, 67084 m/sec, 29903037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 59/239 41/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 4369432 m, 69630 m/sec, 32652944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 64/239 44/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 4724275 m, 70968 m/sec, 35359661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 69/239 47/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 5051986 m, 65542 m/sec, 38100540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 74/239 50/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 5394448 m, 68492 m/sec, 40796372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 79/239 53/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 5723523 m, 65815 m/sec, 43532239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 84/239 56/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 6034338 m, 62163 m/sec, 46207514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 89/239 59/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 6376212 m, 68374 m/sec, 48907862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 94/239 61/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 6680161 m, 60789 m/sec, 51592021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 99/239 64/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 6969605 m, 57888 m/sec, 54235093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 104/239 67/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 7272376 m, 60554 m/sec, 56800127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 109/239 69/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 7561425 m, 57809 m/sec, 59398210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 114/239 71/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 7818746 m, 51464 m/sec, 61808436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 119/239 73/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 8055999 m, 47450 m/sec, 64115302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 124/239 76/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 8311364 m, 51073 m/sec, 66557441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 129/239 78/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 8545893 m, 46905 m/sec, 69099619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 134/239 80/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 8757883 m, 42398 m/sec, 71539590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 139/239 81/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 8943890 m, 37201 m/sec, 73966051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 144/239 85/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 9354925 m, 82207 m/sec, 76731920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 149/239 89/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 9732390 m, 75493 m/sec, 79447355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 154/239 91/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 10028589 m, 59239 m/sec, 82090892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 159/239 95/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 10439879 m, 82258 m/sec, 84920348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 164/239 98/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 10808696 m, 73763 m/sec, 87645943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 169/239 101/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 11130627 m, 64386 m/sec, 90378602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 174/239 105/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 11524611 m, 78796 m/sec, 93162255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 179/239 108/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 11828260 m, 60729 m/sec, 95830200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 184/239 111/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 12214825 m, 77313 m/sec, 98619620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 189/239 114/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 12535136 m, 64062 m/sec, 101301520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 194/239 117/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 12889964 m, 70965 m/sec, 104053293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 199/239 120/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 13201559 m, 62319 m/sec, 106719496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 204/239 123/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 13552331 m, 70154 m/sec, 109433338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 209/239 126/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 13853488 m, 60231 m/sec, 112104867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 214/239 129/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 14184693 m, 66241 m/sec, 114770725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 219/239 132/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 14497664 m, 62594 m/sec, 117423832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 224/239 134/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 14791347 m, 58736 m/sec, 120074665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 229/239 137/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 15080494 m, 57829 m/sec, 122692930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 234/239 139/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 15364086 m, 56718 m/sec, 125286661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 239/239 142/2000 QuasiCertifProtocol-COL-18-LTLFireability-11 15641743 m, 55531 m/sec, 127841634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 42 (type EXCL) for QuasiCertifProtocol-COL-18-LTLFireability-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 QuasiCertifProtocol-COL-18-LTLFireability-13
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 QuasiCertifProtocol-COL-18-LTLFireability-11
[[35mlola[0m][I] time limit : 3355 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 5/3355 5/5 QuasiCertifProtocol-COL-18-LTLFireability-11 438410 m, -3040666 m/sec, 2801945 t fired, .
[[35mlola[0m][.] 52 LTL EXCL 5/239 5/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 447399 m, 89479 m/sec, 2859433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 42 (type EXCL) for QuasiCertifProtocol-COL-18-LTLFireability-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 10/223 9/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 852246 m, 80969 m/sec, 5710525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 15/239 11/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 1177317 m, 65014 m/sec, 8450709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 20/239 15/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 1576964 m, 79929 m/sec, 11304119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 25/239 19/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 1979149 m, 80437 m/sec, 14126736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 30/239 22/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 2289676 m, 62105 m/sec, 16836863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 35/239 25/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 2699892 m, 82043 m/sec, 19687440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 40/239 29/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 3068909 m, 73803 m/sec, 22437490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 45/239 32/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 3393502 m, 64918 m/sec, 25196352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 50/239 35/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 3791967 m, 79693 m/sec, 27998328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 55/239 38/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 4099143 m, 61435 m/sec, 30694379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 60/239 42/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 4486842 m, 77539 m/sec, 33492373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 65/239 45/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 4807854 m, 64202 m/sec, 36181783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 70/239 48/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 5165503 m, 71529 m/sec, 38946213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 75/239 51/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 5476062 m, 62111 m/sec, 41625079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 80/239 54/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 5831773 m, 71142 m/sec, 44354348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 85/239 56/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 6132043 m, 60054 m/sec, 47037913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 90/239 59/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 6462919 m, 66175 m/sec, 49717209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 95/239 62/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 6780207 m, 63457 m/sec, 52385268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 100/239 65/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 7076053 m, 59169 m/sec, 55040769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 105/239 67/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 7363418 m, 57473 m/sec, 57669600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 110/239 70/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 7648838 m, 57084 m/sec, 60268090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 115/239 72/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 7927621 m, 55756 m/sec, 62827158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 120/239 75/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 8190845 m, 52644 m/sec, 65358373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 125/239 77/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 8444158 m, 50662 m/sec, 67940492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 130/239 79/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 8664959 m, 44160 m/sec, 70514069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 135/239 81/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 8879806 m, 42969 m/sec, 73070156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 140/239 84/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 9220198 m, 68078 m/sec, 75847147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 145/239 88/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 9641402 m, 84240 m/sec, 78775418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 150/239 91/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 9978442 m, 67408 m/sec, 81550627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 155/239 94/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 10372698 m, 78851 m/sec, 84446566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 160/239 98/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 10761360 m, 77732 m/sec, 87275169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 165/239 101/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 11071749 m, 62077 m/sec, 89954540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 170/239 104/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 11465040 m, 78658 m/sec, 92715059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 175/239 107/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 11786009 m, 64193 m/sec, 95390050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 180/239 111/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 12151286 m, 73055 m/sec, 98152161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 185/239 114/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 12486746 m, 67092 m/sec, 100823826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 190/239 117/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 12821053 m, 66861 m/sec, 103546958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 195/239 120/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 13150469 m, 65883 m/sec, 106214981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 200/239 123/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 13487442 m, 67394 m/sec, 108919802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 205/239 125/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 13783943 m, 59300 m/sec, 111565372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 210/239 128/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 14127313 m, 68674 m/sec, 114222497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 215/239 131/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 14424019 m, 59341 m/sec, 116841967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 220/239 134/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 14727290 m, 60654 m/sec, 119567794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 225/239 136/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 15029735 m, 60489 m/sec, 122243902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 230/239 139/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 15312212 m, 56495 m/sec, 124778120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 235/239 141/2000 QuasiCertifProtocol-COL-18-LTLFireability-13 15578617 m, 53281 m/sec, 127277749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 52 (type EXCL) for QuasiCertifProtocol-COL-18-LTLFireability-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 18 QuasiCertifProtocol-COL-18-LTLFireability-06
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 QuasiCertifProtocol-COL-18-LTLFireability-13
[[35mlola[0m][I] time limit : 3115 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 21 (type EXCL) for QuasiCertifProtocol-COL-18-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 22
[[35mlola[0m][I] fired transitions : 22
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 5/259 5/5 QuasiCertifProtocol-COL-18-LTLFireability-13 443305 m, -3027062 m/sec, 2832767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 52 (type EXCL) for QuasiCertifProtocol-COL-18-LTLFireability-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 QuasiCertifProtocol-COL-18-LTLFireability-05
[[35mlola[0m][I] time limit : 282 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for QuasiCertifProtocol-COL-18-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 QuasiCertifProtocol-COL-18-LTLFireability-00
[[35mlola[0m][I] time limit : 310 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for QuasiCertifProtocol-COL-18-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 23
[[35mlola[0m][I] fired transitions : 23
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 QuasiCertifProtocol-COL-18-LTLFireability-14
[[35mlola[0m][I] time limit : 345 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for QuasiCertifProtocol-COL-18-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 44 QuasiCertifProtocol-COL-18-LTLFireability-12
[[35mlola[0m][I] time limit : 388 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 5/388 7/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 737982 m, 147596 m/sec, 2252368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 10/388 11/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 1181659 m, 88735 m/sec, 4542599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 15/388 18/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 1827300 m, 129128 m/sec, 6830339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 20/388 21/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 2271817 m, 88903 m/sec, 9133510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 25/388 27/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 2894035 m, 124443 m/sec, 11414076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 30/388 31/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 3308430 m, 82879 m/sec, 13771630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 35/388 36/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 3899255 m, 118165 m/sec, 16019009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 40/388 41/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 4359142 m, 91977 m/sec, 18360189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 45/388 45/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 4811911 m, 90553 m/sec, 20679081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 50/388 49/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 5319732 m, 101564 m/sec, 22959535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 55/388 53/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 5754058 m, 86865 m/sec, 25294444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 60/388 57/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 6157292 m, 80646 m/sec, 27608468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 65/388 60/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 6546337 m, 77809 m/sec, 29921363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 70/388 64/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 6947932 m, 80319 m/sec, 32200826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 75/388 67/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 7314014 m, 73216 m/sec, 34489330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 80/388 70/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 7683658 m, 73928 m/sec, 36739614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 85/388 73/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 8002846 m, 63837 m/sec, 39007961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 534
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 90/388 76/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 8316884 m, 62807 m/sec, 41304464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 95/388 78/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 8565881 m, 49799 m/sec, 43683801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 100/388 80/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 8807483 m, 48320 m/sec, 46046595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 105/388 84/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 9186142 m, 75731 m/sec, 48382131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 555
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 110/388 89/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 9800130 m, 122797 m/sec, 50634253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 562
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 115/388 93/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 10270543 m, 94082 m/sec, 52984875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 569
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 120/388 99/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 10836143 m, 113120 m/sec, 55226948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 577
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 125/388 103/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 11336138 m, 99999 m/sec, 57556440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 583
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 130/388 107/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 11790816 m, 90935 m/sec, 59861741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 589
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 135/388 112/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 12323827 m, 106602 m/sec, 62139769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 596
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 140/388 116/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 12748727 m, 84980 m/sec, 64471577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 603
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 145/388 120/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 13192007 m, 88656 m/sec, 66760883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 609
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 150/388 124/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 13663397 m, 94278 m/sec, 69019309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 616
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 155/388 128/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 14082055 m, 83731 m/sec, 71305438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 623
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 160/388 131/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 14473414 m, 78271 m/sec, 73600630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 629
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 165/388 135/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 14854760 m, 76269 m/sec, 75886684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 635
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 170/388 138/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 15211060 m, 71260 m/sec, 78150696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 640
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 175/388 141/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 15538131 m, 65414 m/sec, 80417559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 646
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 180/388 144/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 15854676 m, 63309 m/sec, 82658656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 651
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 185/388 146/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 16150797 m, 59224 m/sec, 84983754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 655
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 190/388 148/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 16383329 m, 46506 m/sec, 87350466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 659
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 195/388 150/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 16616359 m, 46606 m/sec, 89703184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 663
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 200/388 155/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 17141804 m, 105089 m/sec, 91985325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 670
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 205/388 159/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 17594351 m, 90509 m/sec, 94300761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 210/388 164/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 18168664 m, 114862 m/sec, 96573784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 685
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 215/388 168/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 18582854 m, 82838 m/sec, 98913444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 691
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 220/388 173/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 19109273 m, 105283 m/sec, 101171734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 225/388 177/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 19578135 m, 93772 m/sec, 103477851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 705
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 230/388 181/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 19997084 m, 83789 m/sec, 105791647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 712
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 235/388 185/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 20412431 m, 83069 m/sec, 108092727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 718
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 240/388 188/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 20843841 m, 86282 m/sec, 110362670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 723
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 245/388 192/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 21242678 m, 79767 m/sec, 112654082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 729
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 250/388 195/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 21614961 m, 74456 m/sec, 114937380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 734
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 255/388 198/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 21959120 m, 68831 m/sec, 117211480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 739
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 260/388 201/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 22294896 m, 67155 m/sec, 119446725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 745
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 267/388 204/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 22572455 m, 55511 m/sec, 121477558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 750
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 288/388 205/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 22687431 m, 22995 m/sec, 122347334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 752
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-03: AG false state equation[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mQuasiCertifProtocol-COL-18-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mQuasiCertifProtocol-COL-18-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] QuasiCertifProtocol-COL-18-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 310/388 205/2000 QuasiCertifProtocol-COL-18-LTLFireability-12 22687557 m, 25 m/sec, 122348541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 752
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 411 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="QuasiCertifProtocol-COL-18"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is QuasiCertifProtocol-COL-18, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662339600028"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/QuasiCertifProtocol-COL-18.tgz
mv QuasiCertifProtocol-COL-18 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;