About the Execution of LoLA for PolyORBLF-PT-S06J06T08
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 1609934.00 | 0.00 | 0.00 | ??TT?TTTTF?TTFTF | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r291-tajo-171654448100353.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PolyORBLF-PT-S06J06T08, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r291-tajo-171654448100353
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 18M
-rw-r--r-- 1 mcc users 25K Apr 11 17:13 CTLCardinality.txt
-rw-r--r-- 1 mcc users 146K Apr 11 17:13 CTLCardinality.xml
-rw-r--r-- 1 mcc users 249K Apr 11 17:07 CTLFireability.txt
-rw-r--r-- 1 mcc users 1.1M Apr 11 17:07 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 17K Apr 23 07:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 57K Apr 23 07:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 8.0K Apr 23 07:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 40K Apr 23 07:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 53K Apr 11 17:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 268K Apr 11 17:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 265K Apr 11 17:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 1.1M Apr 11 17:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.2K Apr 23 07:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 6.6K Apr 23 07:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 10 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 14M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00
FORMULA_NAME PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01
FORMULA_NAME PolyORBLF-PT-S06J06T08-CTLCardinality-2024-02
FORMULA_NAME PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03
FORMULA_NAME PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04
FORMULA_NAME PolyORBLF-PT-S06J06T08-CTLCardinality-2024-05
FORMULA_NAME PolyORBLF-PT-S06J06T08-CTLCardinality-2024-06
FORMULA_NAME PolyORBLF-PT-S06J06T08-CTLCardinality-2024-07
FORMULA_NAME PolyORBLF-PT-S06J06T08-CTLCardinality-2024-08
FORMULA_NAME PolyORBLF-PT-S06J06T08-CTLCardinality-2024-09
FORMULA_NAME PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10
FORMULA_NAME PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11
FORMULA_NAME PolyORBLF-PT-S06J06T08-CTLCardinality-2024-12
FORMULA_NAME PolyORBLF-PT-S06J06T08-CTLCardinality-2024-13
FORMULA_NAME PolyORBLF-PT-S06J06T08-CTLCardinality-2024-14
FORMULA_NAME PolyORBLF-PT-S06J06T08-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717066700643
FORMULA PolyORBLF-PT-S06J06T08-CTLCardinality-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T08-CTLCardinality-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T08-CTLCardinality-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T08-CTLCardinality-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T08-CTLCardinality-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T08-CTLCardinality-2024-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T08-CTLCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T08-CTLCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T08-CTLCardinality-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T08-CTLCardinality-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717068310577
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 15 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 43 (type CNST) for 42 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 27 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for PolyORBLF-PT-S06J06T08-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for PolyORBLF-PT-S06J06T08-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 25 (type CNST) for 24 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 INITIAL UNKN 0/0 0/0 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-08 --
[[35mlola[0m][.] 28 INITIAL UNKN 0/0 0/0 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-09 --
[[35mlola[0m][.] 43 INITIAL UNKN 0/0 0/0 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-14 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 25 (type CNST) for PolyORBLF-PT-S06J06T08-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for PolyORBLF-PT-S06J06T08-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 43 (type CNST) for PolyORBLF-PT-S06J06T08-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 46 (type CNST) for 45 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 40 (type CNST) for 39 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 46 (type CNST) for PolyORBLF-PT-S06J06T08-CTLCardinality-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 40 (type CNST) for PolyORBLF-PT-S06J06T08-CTLCardinality-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for PolyORBLF-PT-S06J06T08-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 413 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 52 (type EQUN) for 0 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 4/413 3/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11 172463 m, 34492 m/sec, 641931 t fired, .
[[35mlola[0m][.] 52 EF STEQ 3/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 9/413 7/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11 463211 m, 58149 m/sec, 1678796 t fired, .
[[35mlola[0m][.] 52 EF STEQ 8/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 14/413 10/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11 720210 m, 51399 m/sec, 2708014 t fired, .
[[35mlola[0m][.] 52 EF STEQ 13/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 19/413 12/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11 875165 m, 30991 m/sec, 3714786 t fired, .
[[35mlola[0m][.] 52 EF STEQ 18/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 24/413 14/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11 1037262 m, 32419 m/sec, 4492390 t fired, .
[[35mlola[0m][.] 52 EF STEQ 23/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 29/413 17/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11 1301535 m, 52854 m/sec, 5495708 t fired, .
[[35mlola[0m][.] 52 EF STEQ 28/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 34/413 20/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11 1545935 m, 48880 m/sec, 6500963 t fired, .
[[35mlola[0m][.] 52 EF STEQ 33/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 39/413 23/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11 1796440 m, 50101 m/sec, 7513949 t fired, .
[[35mlola[0m][.] 52 EF STEQ 38/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 44/413 26/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11 2079788 m, 56669 m/sec, 8534350 t fired, .
[[35mlola[0m][.] 52 EF STEQ 43/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 49/413 28/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11 2241798 m, 32402 m/sec, 9527748 t fired, .
[[35mlola[0m][.] 52 EF STEQ 48/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 54/413 31/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11 2453424 m, 42325 m/sec, 10527745 t fired, .
[[35mlola[0m][.] 52 EF STEQ 53/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 59/413 34/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11 2681450 m, 45605 m/sec, 11530847 t fired, .
[[35mlola[0m][.] 52 EF STEQ 58/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for PolyORBLF-PT-S06J06T08-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2707864
[[35mlola[0m][I] fired transitions : 11659325
[[35mlola[0m][I] time used : 60
[[35mlola[0m][I] memory pages used : 34
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 463 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for PolyORBLF-PT-S06J06T08-CTLCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2589
[[35mlola[0m][I] fired transitions : 6165
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 541 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for PolyORBLF-PT-S06J06T08-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 649 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 4/649 6/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 394890 m, 78978 m/sec, 810851 t fired, .
[[35mlola[0m][.] 52 EF STEQ 63/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 9/649 12/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 766494 m, 74320 m/sec, 1738528 t fired, .
[[35mlola[0m][.] 52 EF STEQ 68/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 14/649 17/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 1164083 m, 79517 m/sec, 2683070 t fired, .
[[35mlola[0m][.] 52 EF STEQ 73/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 19/649 22/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 1522441 m, 71671 m/sec, 3634469 t fired, .
[[35mlola[0m][.] 52 EF STEQ 78/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 24/649 27/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 1885490 m, 72609 m/sec, 4595650 t fired, .
[[35mlola[0m][.] 52 EF STEQ 83/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 29/649 31/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 2195241 m, 61950 m/sec, 5560352 t fired, .
[[35mlola[0m][.] 52 EF STEQ 88/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 34/649 36/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 2563414 m, 73634 m/sec, 6513591 t fired, .
[[35mlola[0m][.] 52 EF STEQ 93/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 39/649 41/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 2889780 m, 65273 m/sec, 7478783 t fired, .
[[35mlola[0m][.] 52 EF STEQ 98/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 44/649 45/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 3204403 m, 62924 m/sec, 8454078 t fired, .
[[35mlola[0m][.] 52 EF STEQ 103/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 49/649 50/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 3524576 m, 64034 m/sec, 9423127 t fired, .
[[35mlola[0m][.] 52 EF STEQ 108/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 54/649 54/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 3820930 m, 59270 m/sec, 10395840 t fired, .
[[35mlola[0m][.] 52 EF STEQ 113/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 59/649 58/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 4127528 m, 61319 m/sec, 11371499 t fired, .
[[35mlola[0m][.] 52 EF STEQ 118/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 64/649 62/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 4395743 m, 53643 m/sec, 12358480 t fired, .
[[35mlola[0m][.] 52 EF STEQ 123/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 69/649 66/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 4722231 m, 65297 m/sec, 13333477 t fired, .
[[35mlola[0m][.] 52 EF STEQ 128/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 74/649 71/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 5076953 m, 70944 m/sec, 14294561 t fired, .
[[35mlola[0m][.] 52 EF STEQ 133/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 79/649 75/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 5376468 m, 59903 m/sec, 15278492 t fired, .
[[35mlola[0m][.] 52 EF STEQ 138/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 84/649 79/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 5682414 m, 61189 m/sec, 16245425 t fired, .
[[35mlola[0m][.] 52 EF STEQ 143/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 89/649 83/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 5955698 m, 54656 m/sec, 17233980 t fired, .
[[35mlola[0m][.] 52 EF STEQ 148/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 94/649 86/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 6261816 m, 61223 m/sec, 18226634 t fired, .
[[35mlola[0m][.] 52 EF STEQ 153/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 99/649 91/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 6597332 m, 67103 m/sec, 19209158 t fired, .
[[35mlola[0m][.] 52 EF STEQ 158/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 104/649 95/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 6943982 m, 69330 m/sec, 20187680 t fired, .
[[35mlola[0m][.] 52 EF STEQ 163/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 109/649 99/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 7241265 m, 59456 m/sec, 21182114 t fired, .
[[35mlola[0m][.] 52 EF STEQ 168/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 114/649 102/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 7485722 m, 48891 m/sec, 22133924 t fired, .
[[35mlola[0m][.] 52 EF STEQ 173/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 119/649 105/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 7705771 m, 44009 m/sec, 22969454 t fired, .
[[35mlola[0m][.] 52 EF STEQ 178/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 124/649 109/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 7986302 m, 56106 m/sec, 23838879 t fired, .
[[35mlola[0m][.] 52 EF STEQ 183/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 129/649 112/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 8234284 m, 49596 m/sec, 24752480 t fired, .
[[35mlola[0m][.] 52 EF STEQ 188/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 134/649 116/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 8498441 m, 52831 m/sec, 25682106 t fired, .
[[35mlola[0m][.] 52 EF STEQ 193/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 139/649 120/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 8797594 m, 59830 m/sec, 26606179 t fired, .
[[35mlola[0m][.] 52 EF STEQ 198/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 144/649 123/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 9061033 m, 52687 m/sec, 27535099 t fired, .
[[35mlola[0m][.] 52 EF STEQ 203/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 149/649 126/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 9304212 m, 48635 m/sec, 28442256 t fired, .
[[35mlola[0m][.] 52 EF STEQ 208/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 154/649 130/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 9547620 m, 48681 m/sec, 29361272 t fired, .
[[35mlola[0m][.] 52 EF STEQ 213/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 159/649 133/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 9790059 m, 48487 m/sec, 30296492 t fired, .
[[35mlola[0m][.] 52 EF STEQ 218/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 164/649 135/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 10010767 m, 44141 m/sec, 31235007 t fired, .
[[35mlola[0m][.] 52 EF STEQ 223/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 169/649 141/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 10366309 m, 71108 m/sec, 32158436 t fired, .
[[35mlola[0m][.] 52 EF STEQ 228/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 174/649 145/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 10684900 m, 63718 m/sec, 33093611 t fired, .
[[35mlola[0m][.] 52 EF STEQ 233/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 179/649 149/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 10989618 m, 60943 m/sec, 34032248 t fired, .
[[35mlola[0m][.] 52 EF STEQ 238/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 184/649 153/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 11291380 m, 60352 m/sec, 34966296 t fired, .
[[35mlola[0m][.] 52 EF STEQ 243/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 189/649 157/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 11575694 m, 56862 m/sec, 35893364 t fired, .
[[35mlola[0m][.] 52 EF STEQ 248/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 194/649 161/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 11874557 m, 59772 m/sec, 36828310 t fired, .
[[35mlola[0m][.] 52 EF STEQ 253/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 199/649 165/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 12127403 m, 50569 m/sec, 37775091 t fired, .
[[35mlola[0m][.] 52 EF STEQ 258/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 204/649 169/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 12424571 m, 59433 m/sec, 38712893 t fired, .
[[35mlola[0m][.] 52 EF STEQ 263/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 209/649 173/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 12683296 m, 51745 m/sec, 39579451 t fired, .
[[35mlola[0m][.] 52 EF STEQ 268/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 214/649 176/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 12939814 m, 51303 m/sec, 40505773 t fired, .
[[35mlola[0m][.] 52 EF STEQ 273/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 219/649 180/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 13190826 m, 50202 m/sec, 41419050 t fired, .
[[35mlola[0m][.] 52 EF STEQ 278/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 224/649 183/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 13453923 m, 52619 m/sec, 42317041 t fired, .
[[35mlola[0m][.] 52 EF STEQ 283/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 229/649 187/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 13693380 m, 47891 m/sec, 43230470 t fired, .
[[35mlola[0m][.] 52 EF STEQ 288/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 234/649 190/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 13928075 m, 46939 m/sec, 44154849 t fired, .
[[35mlola[0m][.] 52 EF STEQ 293/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 239/649 193/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 14173825 m, 49150 m/sec, 45092070 t fired, .
[[35mlola[0m][.] 52 EF STEQ 298/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 244/649 196/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 14389510 m, 43137 m/sec, 46031247 t fired, .
[[35mlola[0m][.] 52 EF STEQ 303/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 249/649 199/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 14640067 m, 50111 m/sec, 46966202 t fired, .
[[35mlola[0m][.] 52 EF STEQ 308/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 254/649 203/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 14920930 m, 56172 m/sec, 47854959 t fired, .
[[35mlola[0m][.] 52 EF STEQ 313/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 259/649 207/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 15181137 m, 52041 m/sec, 48792086 t fired, .
[[35mlola[0m][.] 52 EF STEQ 318/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 264/649 210/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 15429312 m, 49635 m/sec, 49742991 t fired, .
[[35mlola[0m][.] 52 EF STEQ 323/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 269/649 213/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 15678554 m, 49848 m/sec, 50684740 t fired, .
[[35mlola[0m][.] 52 EF STEQ 328/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 274/649 216/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 15900605 m, 44410 m/sec, 51644708 t fired, .
[[35mlola[0m][.] 52 EF STEQ 333/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 279/649 220/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 16162684 m, 52415 m/sec, 52612959 t fired, .
[[35mlola[0m][.] 52 EF STEQ 338/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 284/649 223/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 16416326 m, 50728 m/sec, 53579734 t fired, .
[[35mlola[0m][.] 52 EF STEQ 343/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 289/649 227/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 16703079 m, 57350 m/sec, 54540376 t fired, .
[[35mlola[0m][.] 52 EF STEQ 348/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 294/649 230/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 16957513 m, 50886 m/sec, 55424580 t fired, .
[[35mlola[0m][.] 52 EF STEQ 353/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 299/649 233/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 17201566 m, 48810 m/sec, 56386439 t fired, .
[[35mlola[0m][.] 52 EF STEQ 358/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 304/649 236/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 17401426 m, 39972 m/sec, 57317961 t fired, .
[[35mlola[0m][.] 52 EF STEQ 363/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 309/649 239/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 17627350 m, 45184 m/sec, 58300189 t fired, .
[[35mlola[0m][.] 52 EF STEQ 368/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 314/649 242/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 17887812 m, 52092 m/sec, 59272135 t fired, .
[[35mlola[0m][.] 52 EF STEQ 373/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 319/649 245/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 18127835 m, 48004 m/sec, 60246878 t fired, .
[[35mlola[0m][.] 52 EF STEQ 378/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 324/649 248/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 18359197 m, 46272 m/sec, 61235626 t fired, .
[[35mlola[0m][.] 52 EF STEQ 383/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 329/649 252/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 18619527 m, 52066 m/sec, 62216931 t fired, .
[[35mlola[0m][.] 52 EF STEQ 388/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 334/649 255/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 18878601 m, 51814 m/sec, 63188176 t fired, .
[[35mlola[0m][.] 52 EF STEQ 393/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 339/649 258/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 19094000 m, 43079 m/sec, 64178811 t fired, .
[[35mlola[0m][.] 52 EF STEQ 398/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 344/649 261/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 19326477 m, 46495 m/sec, 65162241 t fired, .
[[35mlola[0m][.] 52 EF STEQ 403/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 349/649 264/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 19548008 m, 44306 m/sec, 66133340 t fired, .
[[35mlola[0m][.] 52 EF STEQ 408/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 354/649 267/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 19754705 m, 41339 m/sec, 67089741 t fired, .
[[35mlola[0m][.] 52 EF STEQ 413/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 359/649 269/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 19937422 m, 36543 m/sec, 67947932 t fired, .
[[35mlola[0m][.] 52 EF STEQ 418/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 364/649 272/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 20135113 m, 39538 m/sec, 68859208 t fired, .
[[35mlola[0m][.] 52 EF STEQ 423/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 369/649 275/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 20384564 m, 49890 m/sec, 69867794 t fired, .
[[35mlola[0m][.] 52 EF STEQ 428/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 374/649 279/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 20708000 m, 64687 m/sec, 70782037 t fired, .
[[35mlola[0m][.] 52 EF STEQ 433/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 379/649 284/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 21077615 m, 73923 m/sec, 71616388 t fired, .
[[35mlola[0m][.] 52 EF STEQ 438/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 384/649 288/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 21376114 m, 59699 m/sec, 72470487 t fired, .
[[35mlola[0m][.] 52 EF STEQ 443/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 389/649 293/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 21724355 m, 69648 m/sec, 73344734 t fired, .
[[35mlola[0m][.] 52 EF STEQ 448/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 394/649 296/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 22016581 m, 58445 m/sec, 74228642 t fired, .
[[35mlola[0m][.] 52 EF STEQ 453/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 399/649 300/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 22313530 m, 59389 m/sec, 75114352 t fired, .
[[35mlola[0m][.] 52 EF STEQ 458/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 404/649 303/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 22587691 m, 54832 m/sec, 75988123 t fired, .
[[35mlola[0m][.] 52 EF STEQ 463/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 409/649 308/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 22936192 m, 69700 m/sec, 76953805 t fired, .
[[35mlola[0m][.] 52 EF STEQ 468/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 414/649 312/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 23266410 m, 66043 m/sec, 77891742 t fired, .
[[35mlola[0m][.] 52 EF STEQ 473/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 419/649 316/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 23552078 m, 57133 m/sec, 78847970 t fired, .
[[35mlola[0m][.] 52 EF STEQ 478/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 424/649 320/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 23854114 m, 60407 m/sec, 79802762 t fired, .
[[35mlola[0m][.] 52 EF STEQ 483/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 429/649 324/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 24159125 m, 61002 m/sec, 80778294 t fired, .
[[35mlola[0m][.] 52 EF STEQ 488/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 434/649 328/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 24439526 m, 56080 m/sec, 81744920 t fired, .
[[35mlola[0m][.] 52 EF STEQ 493/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 439/649 330/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 24666856 m, 45466 m/sec, 82715685 t fired, .
[[35mlola[0m][.] 52 EF STEQ 498/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 444/649 334/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 24949577 m, 56544 m/sec, 83698301 t fired, .
[[35mlola[0m][.] 52 EF STEQ 503/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 449/649 338/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 25266795 m, 63443 m/sec, 84676196 t fired, .
[[35mlola[0m][.] 52 EF STEQ 508/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 454/649 341/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 25543048 m, 55250 m/sec, 85457740 t fired, .
[[35mlola[0m][.] 52 EF STEQ 513/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 459/649 344/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 25741844 m, 39759 m/sec, 86119209 t fired, .
[[35mlola[0m][.] 52 EF STEQ 518/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 464/649 347/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 26012212 m, 54073 m/sec, 87089613 t fired, .
[[35mlola[0m][.] 52 EF STEQ 523/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 469/649 351/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 26286423 m, 54842 m/sec, 88026421 t fired, .
[[35mlola[0m][.] 52 EF STEQ 528/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 474/649 354/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 26552924 m, 53300 m/sec, 88985719 t fired, .
[[35mlola[0m][.] 52 EF STEQ 533/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 479/649 358/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 26849711 m, 59357 m/sec, 89953071 t fired, .
[[35mlola[0m][.] 52 EF STEQ 538/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 484/649 362/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 27153780 m, 60813 m/sec, 90926554 t fired, .
[[35mlola[0m][.] 52 EF STEQ 543/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 489/649 366/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 27455892 m, 60422 m/sec, 91890182 t fired, .
[[35mlola[0m][.] 52 EF STEQ 548/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 494/649 370/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 27710077 m, 50837 m/sec, 92753660 t fired, .
[[35mlola[0m][.] 52 EF STEQ 553/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 499/649 372/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 27893190 m, 36622 m/sec, 93461686 t fired, .
[[35mlola[0m][.] 52 EF STEQ 558/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 504/649 375/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 28109428 m, 43247 m/sec, 94249326 t fired, .
[[35mlola[0m][.] 52 EF STEQ 563/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 509/649 378/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 28365232 m, 51160 m/sec, 95227757 t fired, .
[[35mlola[0m][.] 52 EF STEQ 568/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 514/649 382/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 28635977 m, 54149 m/sec, 96194125 t fired, .
[[35mlola[0m][.] 52 EF STEQ 573/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 519/649 385/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 28873092 m, 47423 m/sec, 97174260 t fired, .
[[35mlola[0m][.] 52 EF STEQ 578/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 524/649 387/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 29088851 m, 43151 m/sec, 98161382 t fired, .
[[35mlola[0m][.] 52 EF STEQ 583/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 529/649 390/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 29349348 m, 52099 m/sec, 99144038 t fired, .
[[35mlola[0m][.] 52 EF STEQ 588/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 534/649 393/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 29596779 m, 49486 m/sec, 100147387 t fired, .
[[35mlola[0m][.] 52 EF STEQ 593/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 539/649 397/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 29882038 m, 57051 m/sec, 101117550 t fired, .
[[35mlola[0m][.] 52 EF STEQ 598/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 544/649 402/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 30210884 m, 65769 m/sec, 102054503 t fired, .
[[35mlola[0m][.] 52 EF STEQ 603/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 549/649 406/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 30503769 m, 58577 m/sec, 103016352 t fired, .
[[35mlola[0m][.] 52 EF STEQ 608/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 554/649 410/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 30806008 m, 60447 m/sec, 103976859 t fired, .
[[35mlola[0m][.] 52 EF STEQ 613/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 559/649 414/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 31105792 m, 59956 m/sec, 104958084 t fired, .
[[35mlola[0m][.] 52 EF STEQ 618/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 564/649 417/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 31385646 m, 55970 m/sec, 105928095 t fired, .
[[35mlola[0m][.] 52 EF STEQ 623/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 569/649 420/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 31623278 m, 47526 m/sec, 106881447 t fired, .
[[35mlola[0m][.] 52 EF STEQ 628/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 574/649 424/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 31899320 m, 55208 m/sec, 107849947 t fired, .
[[35mlola[0m][.] 52 EF STEQ 633/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 579/649 427/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 32163469 m, 52829 m/sec, 108714624 t fired, .
[[35mlola[0m][.] 52 EF STEQ 638/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 584/649 431/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 32407812 m, 48868 m/sec, 109534251 t fired, .
[[35mlola[0m][.] 52 EF STEQ 643/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 589/649 434/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 32662216 m, 50880 m/sec, 110428290 t fired, .
[[35mlola[0m][.] 52 EF STEQ 648/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 594/649 437/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 32893448 m, 46246 m/sec, 111356722 t fired, .
[[35mlola[0m][.] 52 EF STEQ 653/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 599/649 441/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 33155211 m, 52352 m/sec, 112321305 t fired, .
[[35mlola[0m][.] 52 EF STEQ 658/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 604/649 444/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 33405676 m, 50093 m/sec, 113303616 t fired, .
[[35mlola[0m][.] 52 EF STEQ 663/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 609/649 447/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 33620216 m, 42908 m/sec, 114168001 t fired, .
[[35mlola[0m][.] 52 EF STEQ 668/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 614/649 449/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 33817762 m, 39509 m/sec, 115087464 t fired, .
[[35mlola[0m][.] 52 EF STEQ 673/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 619/649 452/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 34032812 m, 43010 m/sec, 115997968 t fired, .
[[35mlola[0m][.] 52 EF STEQ 678/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 624/649 455/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 34275462 m, 48530 m/sec, 116976144 t fired, .
[[35mlola[0m][.] 52 EF STEQ 683/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 629/649 459/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 34556820 m, 56271 m/sec, 117935039 t fired, .
[[35mlola[0m][.] 52 EF STEQ 688/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 634/649 462/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 34807607 m, 50157 m/sec, 118883377 t fired, .
[[35mlola[0m][.] 52 EF STEQ 693/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 639/649 465/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 35051179 m, 48714 m/sec, 119859640 t fired, .
[[35mlola[0m][.] 52 EF STEQ 698/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 644/649 468/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 35295187 m, 48801 m/sec, 120813311 t fired, .
[[35mlola[0m][.] 52 EF STEQ 703/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 649/649 471/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 35518980 m, 44758 m/sec, 121772520 t fired, .
[[35mlola[0m][.] 52 EF STEQ 708/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 13 (type EXCL) for PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 EF STEQ 713/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 648 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 2592 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for PolyORBLF-PT-S06J06T08-CTLCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 5/648 4/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 241175 m, -7055561 m/sec, 459685 t fired, .
[[35mlola[0m][.] 52 EF STEQ 718/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 13 (type EXCL) for PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 EF STEQ 723/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 860 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 5/860 2/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 142552 m, 28510 m/sec, 550269 t fired, .
[[35mlola[0m][.] 52 EF STEQ 728/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 10/860 4/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 278361 m, 27161 m/sec, 1096198 t fired, .
[[35mlola[0m][.] 52 EF STEQ 733/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 15/860 6/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 398564 m, 24040 m/sec, 1580760 t fired, .
[[35mlola[0m][.] 52 EF STEQ 738/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 20/860 7/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 527758 m, 25838 m/sec, 2101290 t fired, .
[[35mlola[0m][.] 52 EF STEQ 743/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 25/860 9/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 652840 m, 25016 m/sec, 2610955 t fired, .
[[35mlola[0m][.] 52 EF STEQ 748/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 30/860 11/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 800175 m, 29467 m/sec, 3261172 t fired, .
[[35mlola[0m][.] 52 EF STEQ 753/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 35/860 12/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 902163 m, 20397 m/sec, 3765768 t fired, .
[[35mlola[0m][.] 52 EF STEQ 758/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 40/860 13/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 1015688 m, 22705 m/sec, 4281720 t fired, .
[[35mlola[0m][.] 52 EF STEQ 763/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 45/860 15/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 1140809 m, 25024 m/sec, 4791707 t fired, .
[[35mlola[0m][.] 52 EF STEQ 768/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 50/860 17/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 1266699 m, 25178 m/sec, 5313807 t fired, .
[[35mlola[0m][.] 52 EF STEQ 773/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 55/860 18/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 1391485 m, 24957 m/sec, 5829515 t fired, .
[[35mlola[0m][.] 52 EF STEQ 778/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 60/860 19/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 1506193 m, 22941 m/sec, 6329002 t fired, .
[[35mlola[0m][.] 52 EF STEQ 783/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 65/860 21/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 1610922 m, 20945 m/sec, 6845317 t fired, .
[[35mlola[0m][.] 52 EF STEQ 788/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 70/860 22/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 1723155 m, 22446 m/sec, 7390793 t fired, .
[[35mlola[0m][.] 52 EF STEQ 793/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 75/860 24/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 1842727 m, 23914 m/sec, 7879706 t fired, .
[[35mlola[0m][.] 52 EF STEQ 798/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 80/860 25/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 1970227 m, 25500 m/sec, 8407270 t fired, .
[[35mlola[0m][.] 52 EF STEQ 803/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 85/860 27/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 2161459 m, 38246 m/sec, 9197149 t fired, .
[[35mlola[0m][.] 52 EF STEQ 808/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 90/860 30/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 2353075 m, 38323 m/sec, 10150806 t fired, .
[[35mlola[0m][.] 52 EF STEQ 813/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 95/860 32/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 2554896 m, 40364 m/sec, 11064738 t fired, .
[[35mlola[0m][.] 52 EF STEQ 818/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 541
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 100/860 34/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 2742114 m, 37443 m/sec, 11979800 t fired, .
[[35mlola[0m][.] 52 EF STEQ 823/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 546
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 105/860 37/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 2928386 m, 37254 m/sec, 12903430 t fired, .
[[35mlola[0m][.] 52 EF STEQ 828/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 110/860 39/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 3122649 m, 38852 m/sec, 13867319 t fired, .
[[35mlola[0m][.] 52 EF STEQ 833/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 115/860 41/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 3309843 m, 37438 m/sec, 14854410 t fired, .
[[35mlola[0m][.] 52 EF STEQ 838/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 562
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 120/860 44/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 3507540 m, 39539 m/sec, 15815161 t fired, .
[[35mlola[0m][.] 52 EF STEQ 843/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 125/860 46/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 3708520 m, 40196 m/sec, 16875952 t fired, .
[[35mlola[0m][.] 52 EF STEQ 848/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 572
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 130/860 49/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 3967022 m, 51700 m/sec, 17938555 t fired, .
[[35mlola[0m][.] 52 EF STEQ 853/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 577
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 135/860 52/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 4206190 m, 47833 m/sec, 19001448 t fired, .
[[35mlola[0m][.] 52 EF STEQ 858/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 583
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 140/860 55/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 4460004 m, 50762 m/sec, 20086095 t fired, .
[[35mlola[0m][.] 52 EF STEQ 863/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 590
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 145/860 58/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 4717812 m, 51561 m/sec, 21186330 t fired, .
[[35mlola[0m][.] 52 EF STEQ 868/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 596
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 150/860 62/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 4992195 m, 54876 m/sec, 22278570 t fired, .
[[35mlola[0m][.] 52 EF STEQ 873/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 604
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 155/860 65/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 5260646 m, 53690 m/sec, 23364719 t fired, .
[[35mlola[0m][.] 52 EF STEQ 878/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 610
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 160/860 68/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 5525632 m, 52997 m/sec, 24452584 t fired, .
[[35mlola[0m][.] 52 EF STEQ 883/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 616
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 165/860 70/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 5748067 m, 44487 m/sec, 25545160 t fired, .
[[35mlola[0m][.] 52 EF STEQ 888/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 622
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 170/860 74/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 6001149 m, 50616 m/sec, 26626290 t fired, .
[[35mlola[0m][.] 52 EF STEQ 893/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 629
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 175/860 77/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 6262959 m, 52362 m/sec, 27702445 t fired, .
[[35mlola[0m][.] 52 EF STEQ 898/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 635
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 180/860 80/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 6499660 m, 47340 m/sec, 28785840 t fired, .
[[35mlola[0m][.] 52 EF STEQ 903/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1198 secs. Pages in use: 641
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 185/860 83/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 6739998 m, 48067 m/sec, 29865867 t fired, .
[[35mlola[0m][.] 52 EF STEQ 908/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1203 secs. Pages in use: 647
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 190/860 86/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 6966510 m, 45302 m/sec, 30930572 t fired, .
[[35mlola[0m][.] 52 EF STEQ 913/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1208 secs. Pages in use: 653
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 195/860 88/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 7199699 m, 46637 m/sec, 31994027 t fired, .
[[35mlola[0m][.] 52 EF STEQ 918/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1213 secs. Pages in use: 658
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 200/860 91/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 7430229 m, 46106 m/sec, 33060402 t fired, .
[[35mlola[0m][.] 52 EF STEQ 923/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1218 secs. Pages in use: 663
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 205/860 94/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 7690253 m, 52004 m/sec, 34137082 t fired, .
[[35mlola[0m][.] 52 EF STEQ 928/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1223 secs. Pages in use: 670
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 210/860 97/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 7906043 m, 43158 m/sec, 35220096 t fired, .
[[35mlola[0m][.] 52 EF STEQ 933/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1228 secs. Pages in use: 675
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 215/860 99/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 8112976 m, 41386 m/sec, 36308679 t fired, .
[[35mlola[0m][.] 52 EF STEQ 938/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1233 secs. Pages in use: 680
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 220/860 102/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 8317663 m, 40937 m/sec, 37391482 t fired, .
[[35mlola[0m][.] 52 EF STEQ 943/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1238 secs. Pages in use: 685
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 225/860 104/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 8542268 m, 44921 m/sec, 38455705 t fired, .
[[35mlola[0m][.] 52 EF STEQ 948/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1243 secs. Pages in use: 689
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 230/860 107/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 8749562 m, 41458 m/sec, 39532474 t fired, .
[[35mlola[0m][.] 52 EF STEQ 953/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1248 secs. Pages in use: 694
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 235/860 110/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 8959891 m, 42065 m/sec, 40596349 t fired, .
[[35mlola[0m][.] 52 EF STEQ 958/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1253 secs. Pages in use: 700
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 240/860 113/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 9202904 m, 48602 m/sec, 41672512 t fired, .
[[35mlola[0m][.] 52 EF STEQ 963/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1258 secs. Pages in use: 706
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 245/860 115/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 9406598 m, 40738 m/sec, 42708284 t fired, .
[[35mlola[0m][.] 52 EF STEQ 968/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1263 secs. Pages in use: 711
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 250/860 118/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 9601642 m, 39008 m/sec, 43688074 t fired, .
[[35mlola[0m][.] 52 EF STEQ 973/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1268 secs. Pages in use: 716
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 255/860 120/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 9791018 m, 37875 m/sec, 44652958 t fired, .
[[35mlola[0m][.] 52 EF STEQ 978/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1273 secs. Pages in use: 721
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 260/860 122/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 10009562 m, 43708 m/sec, 45608550 t fired, .
[[35mlola[0m][.] 52 EF STEQ 983/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1278 secs. Pages in use: 725
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 265/860 124/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 10237784 m, 45644 m/sec, 46582813 t fired, .
[[35mlola[0m][.] 52 EF STEQ 988/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1283 secs. Pages in use: 730
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 270/860 126/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 10454444 m, 43332 m/sec, 47578956 t fired, .
[[35mlola[0m][.] 52 EF STEQ 993/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1288 secs. Pages in use: 734
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 275/860 129/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 10641520 m, 37415 m/sec, 48544461 t fired, .
[[35mlola[0m][.] 52 EF STEQ 998/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1293 secs. Pages in use: 740
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 280/860 131/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 10842518 m, 40199 m/sec, 49539169 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1003/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1298 secs. Pages in use: 744
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 285/860 134/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 11071727 m, 45841 m/sec, 50588598 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1008/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1303 secs. Pages in use: 749
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 290/860 137/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 11326830 m, 51020 m/sec, 51651550 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1013/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1308 secs. Pages in use: 754
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 295/860 140/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 11534445 m, 41523 m/sec, 52652524 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1018/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1313 secs. Pages in use: 759
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 300/860 142/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 11738062 m, 40723 m/sec, 53593654 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1023/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1318 secs. Pages in use: 764
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 305/860 145/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 11968711 m, 46129 m/sec, 54635486 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1028/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1323 secs. Pages in use: 770
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 310/860 147/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 12162534 m, 38764 m/sec, 55592813 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1033/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1328 secs. Pages in use: 775
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 315/860 149/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 12394054 m, 46304 m/sec, 56625736 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1038/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1333 secs. Pages in use: 780
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 320/860 151/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 12577998 m, 36788 m/sec, 57586231 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1043/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1338 secs. Pages in use: 784
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 325/860 153/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 12786302 m, 41660 m/sec, 58584377 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1048/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1343 secs. Pages in use: 788
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 330/860 155/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 13015941 m, 45927 m/sec, 59576137 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1053/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1348 secs. Pages in use: 792
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 335/860 157/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 13233322 m, 43476 m/sec, 60614318 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1058/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1353 secs. Pages in use: 797
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 340/860 159/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 13426680 m, 38671 m/sec, 61572475 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1063/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1358 secs. Pages in use: 801
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 345/860 162/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 13652973 m, 45258 m/sec, 62610524 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1068/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1363 secs. Pages in use: 807
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 350/860 164/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 13860722 m, 41549 m/sec, 63629748 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1073/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1368 secs. Pages in use: 811
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 355/860 166/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 14048468 m, 37549 m/sec, 64616656 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1078/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1373 secs. Pages in use: 815
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 360/860 169/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 14269741 m, 44254 m/sec, 65655206 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1083/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1378 secs. Pages in use: 820
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 365/860 171/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 14472135 m, 40478 m/sec, 66653537 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1088/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1383 secs. Pages in use: 825
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 370/860 172/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 14690629 m, 43698 m/sec, 67675952 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1093/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1388 secs. Pages in use: 830
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 375/860 174/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 14896477 m, 41169 m/sec, 68625919 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1098/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1393 secs. Pages in use: 835
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 380/860 177/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 15087644 m, 38233 m/sec, 69613679 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1103/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1398 secs. Pages in use: 841
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 385/860 179/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 15330680 m, 48607 m/sec, 70614479 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1108/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1403 secs. Pages in use: 846
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 390/860 181/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 15516748 m, 37213 m/sec, 71574639 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1113/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1408 secs. Pages in use: 851
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 395/860 183/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 15718832 m, 40416 m/sec, 72561586 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1118/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1413 secs. Pages in use: 857
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 400/860 186/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 15931500 m, 42533 m/sec, 73610609 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1123/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1418 secs. Pages in use: 862
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 405/860 188/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 16149761 m, 43652 m/sec, 74617146 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1128/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1423 secs. Pages in use: 868
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 410/860 190/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 16364030 m, 42853 m/sec, 75683710 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1133/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1428 secs. Pages in use: 873
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 415/860 193/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 16582353 m, 43664 m/sec, 76754089 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1138/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1433 secs. Pages in use: 879
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 420/860 195/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 16796912 m, 42911 m/sec, 77822623 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1143/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1438 secs. Pages in use: 884
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 425/860 197/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 17021784 m, 44974 m/sec, 78865361 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1148/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1443 secs. Pages in use: 889
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 430/860 200/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 17265258 m, 48694 m/sec, 79910016 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1153/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1448 secs. Pages in use: 895
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 435/860 202/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 17496039 m, 46156 m/sec, 80972772 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1158/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1453 secs. Pages in use: 899
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 440/860 205/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 17711876 m, 43167 m/sec, 82048563 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1163/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1458 secs. Pages in use: 906
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 445/860 207/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 17950797 m, 47784 m/sec, 83099943 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1168/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1463 secs. Pages in use: 910
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 450/860 210/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 18172677 m, 44376 m/sec, 84151929 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1173/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1468 secs. Pages in use: 916
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 455/860 212/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 18401782 m, 45821 m/sec, 85215664 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1178/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1473 secs. Pages in use: 921
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 460/860 215/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 18604265 m, 40496 m/sec, 86293747 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1183/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1478 secs. Pages in use: 927
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 465/860 218/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 18856232 m, 50393 m/sec, 87345205 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1188/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1483 secs. Pages in use: 932
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 470/860 220/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 19081188 m, 44991 m/sec, 88401172 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1193/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1488 secs. Pages in use: 937
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 475/860 223/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 19287870 m, 41336 m/sec, 89462708 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1198/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1493 secs. Pages in use: 943
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 480/860 225/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 19493767 m, 41179 m/sec, 90506372 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1203/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1498 secs. Pages in use: 948
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 485/860 227/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 19707506 m, 42747 m/sec, 91563651 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1208/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1503 secs. Pages in use: 953
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 490/860 229/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 19884802 m, 35459 m/sec, 92431611 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1213/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1508 secs. Pages in use: 957
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 496/860 230/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 20006445 m, 24328 m/sec, 93041804 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1219/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1514 secs. Pages in use: 960
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 502/860 230/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 20028882 m, 4487 m/sec, 93154361 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1225/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 960
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T08-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T08-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 529/860 230/2000 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-01 20032406 m, 704 m/sec, 93167546 t fired, .
[[35mlola[0m][.] 52 EF STEQ 1255/3305 0/5 PolyORBLF-PT-S06J06T08-CTLCardinality-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1554 secs. Pages in use: 960
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 413 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PolyORBLF-PT-S06J06T08"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PolyORBLF-PT-S06J06T08, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r291-tajo-171654448100353"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PolyORBLF-PT-S06J06T08.tgz
mv PolyORBLF-PT-S06J06T08 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;