About the Execution of LoLA for PolyORBLF-PT-S06J06T06
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 12624.907 | 3600000.00 | 7482730.00 | 517.70 | F?FFFFTFFFFFFFFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r291-tajo-171654448100348.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PolyORBLF-PT-S06J06T06, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r291-tajo-171654448100348
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 15M
-rw-r--r-- 1 mcc users 20K Apr 11 17:21 CTLCardinality.txt
-rw-r--r-- 1 mcc users 112K Apr 11 17:21 CTLCardinality.xml
-rw-r--r-- 1 mcc users 340K Apr 11 17:18 CTLFireability.txt
-rw-r--r-- 1 mcc users 1.5M Apr 11 17:18 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 9.1K Apr 23 07:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 41K Apr 23 07:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 7.8K Apr 23 07:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 38K Apr 23 07:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 28K Apr 11 17:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 149K Apr 11 17:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 374K Apr 11 17:50 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 1.7M Apr 11 17:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.4K Apr 23 07:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.9K Apr 23 07:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 10 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 11M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PolyORBLF-PT-S06J06T06-LTLFireability-00
FORMULA_NAME PolyORBLF-PT-S06J06T06-LTLFireability-01
FORMULA_NAME PolyORBLF-PT-S06J06T06-LTLFireability-02
FORMULA_NAME PolyORBLF-PT-S06J06T06-LTLFireability-03
FORMULA_NAME PolyORBLF-PT-S06J06T06-LTLFireability-04
FORMULA_NAME PolyORBLF-PT-S06J06T06-LTLFireability-05
FORMULA_NAME PolyORBLF-PT-S06J06T06-LTLFireability-06
FORMULA_NAME PolyORBLF-PT-S06J06T06-LTLFireability-07
FORMULA_NAME PolyORBLF-PT-S06J06T06-LTLFireability-08
FORMULA_NAME PolyORBLF-PT-S06J06T06-LTLFireability-09
FORMULA_NAME PolyORBLF-PT-S06J06T06-LTLFireability-10
FORMULA_NAME PolyORBLF-PT-S06J06T06-LTLFireability-11
FORMULA_NAME PolyORBLF-PT-S06J06T06-LTLFireability-12
FORMULA_NAME PolyORBLF-PT-S06J06T06-LTLFireability-13
FORMULA_NAME PolyORBLF-PT-S06J06T06-LTLFireability-14
FORMULA_NAME PolyORBLF-PT-S06J06T06-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717066250306
FORMULA PolyORBLF-PT-S06J06T06-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T06-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T06-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T06-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T06-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T06-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T06-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T06-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T06-LTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T06-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T06-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T06-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T06-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T06-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PolyORBLF-PT-S06J06T06-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-08: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 50 (type CNST) for 49 PolyORBLF-PT-S06J06T06-LTLFireability-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 50 (type CNST) for PolyORBLF-PT-S06J06T06-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 36 (type CNST) for 33 PolyORBLF-PT-S06J06T06-LTLFireability-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 36 (type CNST) for PolyORBLF-PT-S06J06T06-LTLFireability-07
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-30 10:51:13] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 PolyORBLF-PT-S06J06T06-LTLFireability-03
[[35mlola[0m][I] time limit : 198 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 77 (type EQUN) for 23 PolyORBLF-PT-S06J06T06-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 43 PolyORBLF-PT-S06J06T06-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 79 (type FNDP) for 40 PolyORBLF-PT-S06J06T06-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 79 (type FNDP) for PolyORBLF-PT-S06J06T06-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 83 (type FNDP) for 52 PolyORBLF-PT-S06J06T06-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 83 (type FNDP) for PolyORBLF-PT-S06J06T06-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 0/238 1/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 9527 m, 1905 m/sec, 59430 t fired, .
[[35mlola[0m][.] 72 EF STEQ 0/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.] 77 EF STEQ 0/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 5/238 3/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 251355 m, 48365 m/sec, 1727319 t fired, .
[[35mlola[0m][.] 72 EF STEQ 5/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.] 77 EF STEQ 5/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for PolyORBLF-PT-S06J06T06-LTLFireability-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 10/238 4/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 485830 m, 46895 m/sec, 3395906 t fired, .
[[35mlola[0m][.] 77 EF STEQ 10/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 15/238 6/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 715901 m, 46014 m/sec, 5068074 t fired, .
[[35mlola[0m][.] 77 EF STEQ 15/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 20/238 8/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 943898 m, 45599 m/sec, 6723763 t fired, .
[[35mlola[0m][.] 77 EF STEQ 20/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 25/238 10/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 1170350 m, 45290 m/sec, 8372089 t fired, .
[[35mlola[0m][.] 77 EF STEQ 25/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 30/238 12/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 1382611 m, 42452 m/sec, 9922702 t fired, .
[[35mlola[0m][.] 77 EF STEQ 30/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 35/238 13/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 1593877 m, 42253 m/sec, 11467739 t fired, .
[[35mlola[0m][.] 77 EF STEQ 35/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 40/238 15/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 1817547 m, 44734 m/sec, 13118843 t fired, .
[[35mlola[0m][.] 77 EF STEQ 40/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 45/238 17/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 2032795 m, 43049 m/sec, 14770594 t fired, .
[[35mlola[0m][.] 77 EF STEQ 45/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 50/238 18/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 2216125 m, 36666 m/sec, 16328653 t fired, .
[[35mlola[0m][.] 77 EF STEQ 50/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 55/238 20/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 2426377 m, 42050 m/sec, 17817452 t fired, .
[[35mlola[0m][.] 77 EF STEQ 55/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 60/238 22/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 2650230 m, 44770 m/sec, 19490417 t fired, .
[[35mlola[0m][.] 77 EF STEQ 60/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 65/238 24/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 2878704 m, 45694 m/sec, 21156302 t fired, .
[[35mlola[0m][.] 77 EF STEQ 65/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 70/238 26/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 3105427 m, 45344 m/sec, 22811036 t fired, .
[[35mlola[0m][.] 77 EF STEQ 70/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 75/238 27/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 3310547 m, 41024 m/sec, 24357222 t fired, .
[[35mlola[0m][.] 77 EF STEQ 75/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 80/238 29/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 3512033 m, 40297 m/sec, 25907891 t fired, .
[[35mlola[0m][.] 77 EF STEQ 80/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 85/238 30/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 3713593 m, 40312 m/sec, 27513834 t fired, .
[[35mlola[0m][.] 77 EF STEQ 85/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 90/238 32/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 3935922 m, 44465 m/sec, 29134418 t fired, .
[[35mlola[0m][.] 77 EF STEQ 90/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 95/238 34/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 4145203 m, 41856 m/sec, 30664151 t fired, .
[[35mlola[0m][.] 77 EF STEQ 95/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 100/238 36/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 4357396 m, 42438 m/sec, 32213586 t fired, .
[[35mlola[0m][.] 77 EF STEQ 100/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 105/238 37/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 4585109 m, 45542 m/sec, 33873241 t fired, .
[[35mlola[0m][.] 77 EF STEQ 105/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 110/238 39/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 4804875 m, 43953 m/sec, 35532333 t fired, .
[[35mlola[0m][.] 77 EF STEQ 110/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 115/238 41/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 5014561 m, 41937 m/sec, 37190565 t fired, .
[[35mlola[0m][.] 77 EF STEQ 115/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 120/238 43/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 5225104 m, 42108 m/sec, 38852006 t fired, .
[[35mlola[0m][.] 77 EF STEQ 120/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 125/238 44/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 5450809 m, 45141 m/sec, 40509189 t fired, .
[[35mlola[0m][.] 77 EF STEQ 125/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 130/238 46/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 5677111 m, 45260 m/sec, 42157293 t fired, .
[[35mlola[0m][.] 77 EF STEQ 130/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 135/238 48/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 5895532 m, 43684 m/sec, 43804692 t fired, .
[[35mlola[0m][.] 77 EF STEQ 135/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 140/238 50/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 6110056 m, 42904 m/sec, 45448758 t fired, .
[[35mlola[0m][.] 77 EF STEQ 140/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 145/238 51/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 6319008 m, 41790 m/sec, 47103398 t fired, .
[[35mlola[0m][.] 77 EF STEQ 145/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 150/238 53/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 6543219 m, 44842 m/sec, 48737549 t fired, .
[[35mlola[0m][.] 77 EF STEQ 150/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 155/238 55/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 6761120 m, 43580 m/sec, 50376226 t fired, .
[[35mlola[0m][.] 77 EF STEQ 155/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 160/238 57/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 6979299 m, 43635 m/sec, 52016871 t fired, .
[[35mlola[0m][.] 77 EF STEQ 160/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 165/238 58/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 7184238 m, 40987 m/sec, 53669678 t fired, .
[[35mlola[0m][.] 77 EF STEQ 165/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 170/238 60/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 7406245 m, 44401 m/sec, 55324794 t fired, .
[[35mlola[0m][.] 77 EF STEQ 170/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 175/238 62/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 7633888 m, 45528 m/sec, 56966248 t fired, .
[[35mlola[0m][.] 77 EF STEQ 175/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 180/238 63/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 7852292 m, 43680 m/sec, 58604603 t fired, .
[[35mlola[0m][.] 77 EF STEQ 180/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 185/238 65/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 8055813 m, 40704 m/sec, 60131958 t fired, .
[[35mlola[0m][.] 77 EF STEQ 185/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 190/238 67/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 8256996 m, 40236 m/sec, 61670415 t fired, .
[[35mlola[0m][.] 77 EF STEQ 190/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 195/238 68/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 8433123 m, 35225 m/sec, 63113745 t fired, .
[[35mlola[0m][.] 77 EF STEQ 195/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 200/238 70/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 8656160 m, 44607 m/sec, 64747020 t fired, .
[[35mlola[0m][.] 77 EF STEQ 200/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 205/238 72/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 8872811 m, 43330 m/sec, 66382398 t fired, .
[[35mlola[0m][.] 77 EF STEQ 205/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 210/238 73/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 9080268 m, 41491 m/sec, 67985567 t fired, .
[[35mlola[0m][.] 77 EF STEQ 210/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 215/238 75/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 9278596 m, 39665 m/sec, 69549375 t fired, .
[[35mlola[0m][.] 77 EF STEQ 215/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 220/238 76/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 9488117 m, 41904 m/sec, 71087041 t fired, .
[[35mlola[0m][.] 77 EF STEQ 220/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 225/238 78/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 9693678 m, 41112 m/sec, 72616418 t fired, .
[[35mlola[0m][.] 77 EF STEQ 225/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 230/238 80/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 9899178 m, 41100 m/sec, 74147483 t fired, .
[[35mlola[0m][.] 77 EF STEQ 230/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 235/238 81/2000 PolyORBLF-PT-S06J06T06-LTLFireability-03 10088615 m, 37887 m/sec, 75635535 t fired, .
[[35mlola[0m][.] 77 EF STEQ 235/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 14 (type EXCL) for PolyORBLF-PT-S06J06T06-LTLFireability-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EF STEQ 240/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 65 PolyORBLF-PT-S06J06T06-LTLFireability-15
[[35mlola[0m][I] time limit : 238 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 PolyORBLF-PT-S06J06T06-LTLFireability-03
[[35mlola[0m][I] time limit : 3335 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type EXCL) for PolyORBLF-PT-S06J06T06-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 206
[[35mlola[0m][I] fired transitions : 206
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 5/238 2/5 PolyORBLF-PT-S06J06T06-LTLFireability-03 224673 m, -1972788 m/sec, 1535043 t fired, .
[[35mlola[0m][.] 77 EF STEQ 245/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 10/238 4/5 PolyORBLF-PT-S06J06T06-LTLFireability-03 452511 m, 45567 m/sec, 3144155 t fired, .
[[35mlola[0m][.] 77 EF STEQ 250/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 14 (type EXCL) for PolyORBLF-PT-S06J06T06-LTLFireability-03 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EF STEQ 255/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 PolyORBLF-PT-S06J06T06-LTLFireability-14
[[35mlola[0m][I] time limit : 255 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for PolyORBLF-PT-S06J06T06-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 205
[[35mlola[0m][I] fired transitions : 205
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 PolyORBLF-PT-S06J06T06-LTLFireability-13
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for PolyORBLF-PT-S06J06T06-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 313
[[35mlola[0m][I] fired transitions : 313
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 PolyORBLF-PT-S06J06T06-LTLFireability-10
[[35mlola[0m][I] time limit : 301 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for PolyORBLF-PT-S06J06T06-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 175502
[[35mlola[0m][I] fired transitions : 317105
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 3
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 PolyORBLF-PT-S06J06T06-LTLFireability-06
[[35mlola[0m][I] time limit : 331 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for PolyORBLF-PT-S06J06T06-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 23 PolyORBLF-PT-S06J06T06-LTLFireability-05
[[35mlola[0m][I] time limit : 368 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 4/368 4/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 271040 m, 54208 m/sec, 1108145 t fired, .
[[35mlola[0m][.] 77 EF STEQ 260/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 9/368 8/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 636236 m, 73039 m/sec, 2594305 t fired, .
[[35mlola[0m][.] 77 EF STEQ 265/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 14/368 11/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 935365 m, 59825 m/sec, 3840659 t fired, .
[[35mlola[0m][.] 77 EF STEQ 270/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 19/368 14/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 1181441 m, 49215 m/sec, 4841951 t fired, .
[[35mlola[0m][.] 77 EF STEQ 275/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 24/368 16/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 1406822 m, 45076 m/sec, 5799970 t fired, .
[[35mlola[0m][.] 77 EF STEQ 280/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 29/368 20/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 1735565 m, 65748 m/sec, 7170876 t fired, .
[[35mlola[0m][.] 77 EF STEQ 285/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 34/368 23/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 2072594 m, 67405 m/sec, 8556230 t fired, .
[[35mlola[0m][.] 77 EF STEQ 290/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 39/368 27/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 2413517 m, 68184 m/sec, 9990694 t fired, .
[[35mlola[0m][.] 77 EF STEQ 295/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 44/368 30/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 2746938 m, 66684 m/sec, 11371432 t fired, .
[[35mlola[0m][.] 77 EF STEQ 300/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 49/368 33/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 3086338 m, 67880 m/sec, 12715758 t fired, .
[[35mlola[0m][.] 77 EF STEQ 305/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for PolyORBLF-PT-S06J06T06-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 616341
[[35mlola[0m][I] fired transitions : 4359227
[[35mlola[0m][I] time used : 66
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 54/368 35/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 3307456 m, 44223 m/sec, 13590923 t fired, .
[[35mlola[0m][.] 77 EF STEQ 310/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 59/368 38/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 3583727 m, 55254 m/sec, 14696451 t fired, .
[[35mlola[0m][.] 77 EF STEQ 315/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 64/368 41/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 3893083 m, 61871 m/sec, 15832668 t fired, .
[[35mlola[0m][.] 77 EF STEQ 320/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 69/368 44/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 4106709 m, 42725 m/sec, 16727068 t fired, .
[[35mlola[0m][.] 77 EF STEQ 325/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 74/368 47/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 4427567 m, 64171 m/sec, 17962369 t fired, .
[[35mlola[0m][.] 77 EF STEQ 330/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 79/368 50/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 4769840 m, 68454 m/sec, 19243486 t fired, .
[[35mlola[0m][.] 77 EF STEQ 335/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 84/368 54/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 5139743 m, 73980 m/sec, 20612896 t fired, .
[[35mlola[0m][.] 77 EF STEQ 340/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 89/368 58/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 5489824 m, 70016 m/sec, 21959302 t fired, .
[[35mlola[0m][.] 77 EF STEQ 345/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 94/368 62/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 5874804 m, 76996 m/sec, 23266247 t fired, .
[[35mlola[0m][.] 77 EF STEQ 350/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 99/368 66/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 6270434 m, 79126 m/sec, 24597550 t fired, .
[[35mlola[0m][.] 77 EF STEQ 355/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 104/368 70/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 6594638 m, 64840 m/sec, 25727281 t fired, .
[[35mlola[0m][.] 77 EF STEQ 360/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 109/368 72/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 6836784 m, 48429 m/sec, 26512034 t fired, .
[[35mlola[0m][.] 77 EF STEQ 365/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 114/368 77/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 7226628 m, 77968 m/sec, 27777130 t fired, .
[[35mlola[0m][.] 77 EF STEQ 370/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 119/368 81/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 7632375 m, 81149 m/sec, 29049227 t fired, .
[[35mlola[0m][.] 77 EF STEQ 375/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 124/368 86/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 8049613 m, 83447 m/sec, 30311059 t fired, .
[[35mlola[0m][.] 77 EF STEQ 380/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 129/368 90/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 8457096 m, 81496 m/sec, 31585172 t fired, .
[[35mlola[0m][.] 77 EF STEQ 385/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 134/368 95/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 8877862 m, 84153 m/sec, 32838961 t fired, .
[[35mlola[0m][.] 77 EF STEQ 390/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 139/368 98/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 9250726 m, 74572 m/sec, 34048419 t fired, .
[[35mlola[0m][.] 77 EF STEQ 395/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 144/368 102/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 9600281 m, 69911 m/sec, 35086731 t fired, .
[[35mlola[0m][.] 77 EF STEQ 400/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 149/368 106/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 9910152 m, 61974 m/sec, 36026211 t fired, .
[[35mlola[0m][.] 77 EF STEQ 405/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 154/368 110/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 10339337 m, 85837 m/sec, 37254898 t fired, .
[[35mlola[0m][.] 77 EF STEQ 410/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 159/368 115/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 10740019 m, 80136 m/sec, 38389077 t fired, .
[[35mlola[0m][.] 77 EF STEQ 415/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 164/368 120/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 11159004 m, 83797 m/sec, 39570354 t fired, .
[[35mlola[0m][.] 77 EF STEQ 420/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 169/368 125/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 11610847 m, 90368 m/sec, 40744575 t fired, .
[[35mlola[0m][.] 77 EF STEQ 425/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 174/368 129/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 12002306 m, 78291 m/sec, 41823229 t fired, .
[[35mlola[0m][.] 77 EF STEQ 430/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 179/368 132/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 12271082 m, 53755 m/sec, 42545162 t fired, .
[[35mlola[0m][.] 77 EF STEQ 435/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 184/368 135/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 12542107 m, 54205 m/sec, 43298021 t fired, .
[[35mlola[0m][.] 77 EF STEQ 440/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 189/368 140/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 12983196 m, 88217 m/sec, 44484348 t fired, .
[[35mlola[0m][.] 77 EF STEQ 445/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 194/368 145/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 13429365 m, 89233 m/sec, 45650321 t fired, .
[[35mlola[0m][.] 77 EF STEQ 450/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 199/368 150/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 13826529 m, 79432 m/sec, 46752361 t fired, .
[[35mlola[0m][.] 77 EF STEQ 455/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 204/368 155/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 14249863 m, 84666 m/sec, 47860158 t fired, .
[[35mlola[0m][.] 77 EF STEQ 460/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 209/368 159/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 14664928 m, 83013 m/sec, 48935868 t fired, .
[[35mlola[0m][.] 77 EF STEQ 465/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 214/368 165/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 15119715 m, 90957 m/sec, 50115022 t fired, .
[[35mlola[0m][.] 77 EF STEQ 470/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 219/368 170/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 15568425 m, 89742 m/sec, 51300962 t fired, .
[[35mlola[0m][.] 77 EF STEQ 475/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 224/368 175/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 16021413 m, 90597 m/sec, 52484063 t fired, .
[[35mlola[0m][.] 77 EF STEQ 480/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 229/368 180/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 16465366 m, 88790 m/sec, 53591458 t fired, .
[[35mlola[0m][.] 77 EF STEQ 485/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 234/368 185/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 16918669 m, 90660 m/sec, 54742366 t fired, .
[[35mlola[0m][.] 77 EF STEQ 490/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 239/368 190/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 17370781 m, 90422 m/sec, 55868706 t fired, .
[[35mlola[0m][.] 77 EF STEQ 495/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 244/368 194/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 17747890 m, 75421 m/sec, 56796974 t fired, .
[[35mlola[0m][.] 77 EF STEQ 500/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 249/368 200/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 18200478 m, 90517 m/sec, 57923461 t fired, .
[[35mlola[0m][.] 77 EF STEQ 505/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 254/368 205/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 18661240 m, 92152 m/sec, 59089460 t fired, .
[[35mlola[0m][.] 77 EF STEQ 510/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 259/368 210/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 19094702 m, 86692 m/sec, 60165451 t fired, .
[[35mlola[0m][.] 77 EF STEQ 515/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 264/368 215/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 19561894 m, 93438 m/sec, 61300962 t fired, .
[[35mlola[0m][.] 77 EF STEQ 520/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 269/368 220/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 19995808 m, 86782 m/sec, 62389061 t fired, .
[[35mlola[0m][.] 77 EF STEQ 525/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 274/368 225/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 20427851 m, 86408 m/sec, 63488177 t fired, .
[[35mlola[0m][.] 77 EF STEQ 530/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 279/368 229/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 20846495 m, 83728 m/sec, 64583043 t fired, .
[[35mlola[0m][.] 77 EF STEQ 535/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 284/368 235/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 21288581 m, 88417 m/sec, 65638400 t fired, .
[[35mlola[0m][.] 77 EF STEQ 540/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 289/368 239/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 21698439 m, 81971 m/sec, 66655929 t fired, .
[[35mlola[0m][.] 77 EF STEQ 545/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 294/368 244/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 22132868 m, 86885 m/sec, 67678876 t fired, .
[[35mlola[0m][.] 77 EF STEQ 550/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 299/368 249/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 22576468 m, 88720 m/sec, 68705595 t fired, .
[[35mlola[0m][.] 77 EF STEQ 555/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 304/368 255/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 23021643 m, 89035 m/sec, 69723130 t fired, .
[[35mlola[0m][.] 77 EF STEQ 560/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 309/368 259/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 23453286 m, 86328 m/sec, 70769295 t fired, .
[[35mlola[0m][.] 77 EF STEQ 565/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 314/368 264/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 23893688 m, 88080 m/sec, 71790508 t fired, .
[[35mlola[0m][.] 77 EF STEQ 570/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 319/368 270/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 24343546 m, 89971 m/sec, 72805565 t fired, .
[[35mlola[0m][.] 77 EF STEQ 575/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 324/368 275/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 24791701 m, 89631 m/sec, 73809262 t fired, .
[[35mlola[0m][.] 77 EF STEQ 580/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 329/368 280/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 25244439 m, 90547 m/sec, 74832760 t fired, .
[[35mlola[0m][.] 77 EF STEQ 585/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 334/368 285/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 25687422 m, 88596 m/sec, 75866241 t fired, .
[[35mlola[0m][.] 77 EF STEQ 590/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 339/368 290/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 26123792 m, 87274 m/sec, 76873556 t fired, .
[[35mlola[0m][.] 77 EF STEQ 595/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 344/368 295/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 26566760 m, 88593 m/sec, 77881518 t fired, .
[[35mlola[0m][.] 77 EF STEQ 600/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 349/368 300/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 27007535 m, 88155 m/sec, 78897493 t fired, .
[[35mlola[0m][.] 77 EF STEQ 605/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 354/368 306/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 27472349 m, 92962 m/sec, 79926375 t fired, .
[[35mlola[0m][.] 77 EF STEQ 610/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 359/368 311/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 27933391 m, 92208 m/sec, 80969430 t fired, .
[[35mlola[0m][.] 77 EF STEQ 615/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 364/368 316/2000 PolyORBLF-PT-S06J06T06-LTLFireability-05 28389053 m, 91132 m/sec, 81989802 t fired, .
[[35mlola[0m][.] 77 EF STEQ 620/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 28 (type EXCL) for PolyORBLF-PT-S06J06T06-LTLFireability-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 1 0 2 1 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EF STEQ 625/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 16 PolyORBLF-PT-S06J06T06-LTLFireability-04
[[35mlola[0m][I] time limit : 368 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 23 PolyORBLF-PT-S06J06T06-LTLFireability-05
[[35mlola[0m][I] time limit : 2950 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 21 (type EXCL) for PolyORBLF-PT-S06J06T06-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 5/368 5/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 373908 m, -5603029 m/sec, 1535794 t fired, .
[[35mlola[0m][.] 77 EF STEQ 630/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 28 (type EXCL) for PolyORBLF-PT-S06J06T06-LTLFireability-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ 0 1 1 0 2 0 1 0
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-09: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EF STEQ 635/3575 0/5 PolyORBLF-PT-S06J06T06-LTLFireability-05 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 16 PolyORBLF-PT-S06J06T06-LTLFireability-04
[[35mlola[0m][I] time limit : 420 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for PolyORBLF-PT-S06J06T06-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 205
[[35mlola[0m][I] fired transitions : 205
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 PolyORBLF-PT-S06J06T06-LTLFireability-00
[[35mlola[0m][I] time limit : 490 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for PolyORBLF-PT-S06J06T06-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 207
[[35mlola[0m][I] fired transitions : 209
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 69 (type EXCL) for 43 PolyORBLF-PT-S06J06T06-LTLFireability-09
[[35mlola[0m][I] time limit : 588 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 69 (type EXCL) for PolyORBLF-PT-S06J06T06-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 74 (type EXCL) for 23 PolyORBLF-PT-S06J06T06-LTLFireability-05
[[35mlola[0m][I] time limit : 735 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 74 (type EXCL) for PolyORBLF-PT-S06J06T06-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 77 (type EQUN) for PolyORBLF-PT-S06J06T06-LTLFireability-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 6 PolyORBLF-PT-S06J06T06-LTLFireability-02
[[35mlola[0m][I] time limit : 980 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for PolyORBLF-PT-S06J06T06-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 23
[[35mlola[0m][I] fired transitions : 24
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 PolyORBLF-PT-S06J06T06-LTLFireability-01
[[35mlola[0m][I] time limit : 2940 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 5/2940 1/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 17426 m, 3485 m/sec, 39479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/2940 1/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 36382 m, 3791 m/sec, 85080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 15/2940 1/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 57159 m, 4155 m/sec, 151319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 20/2940 1/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 78540 m, 4276 m/sec, 218943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 25/2940 2/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 93152 m, 2922 m/sec, 252255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 30/2940 2/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 105258 m, 2421 m/sec, 281399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 35/2940 2/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 117711 m, 2490 m/sec, 312479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 40/2940 2/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 130635 m, 2584 m/sec, 342501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 45/2940 2/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 142581 m, 2389 m/sec, 371242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 50/2940 2/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 156020 m, 2687 m/sec, 402513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 55/2940 2/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 168702 m, 2536 m/sec, 431454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 60/2940 3/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 180689 m, 2397 m/sec, 460455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 65/2940 3/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 194195 m, 2701 m/sec, 498355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 70/2940 3/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 206799 m, 2520 m/sec, 536659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 75/2940 3/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 221808 m, 3001 m/sec, 580885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 80/2940 3/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 240918 m, 3822 m/sec, 626665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 85/2940 3/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 260096 m, 3835 m/sec, 670781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 90/2940 3/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 278424 m, 3665 m/sec, 714448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 95/2940 4/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 298707 m, 4056 m/sec, 761427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 100/2940 4/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 314766 m, 3211 m/sec, 798834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 105/2940 4/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 334058 m, 3858 m/sec, 844435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 110/2940 4/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 355159 m, 4220 m/sec, 899347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 115/2940 4/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 376440 m, 4256 m/sec, 951010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 120/2940 5/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 398120 m, 4336 m/sec, 1004449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 125/2940 5/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 420446 m, 4465 m/sec, 1064207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 130/2940 5/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 443497 m, 4610 m/sec, 1117104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 135/2940 5/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 465802 m, 4461 m/sec, 1179891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 140/2940 6/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 488456 m, 4530 m/sec, 1233955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 145/2940 6/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 512022 m, 4713 m/sec, 1292002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 150/2940 6/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 535403 m, 4676 m/sec, 1358150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 155/2940 6/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 559887 m, 4896 m/sec, 1415044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 160/2940 6/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 582934 m, 4609 m/sec, 1480689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 165/2940 7/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 604512 m, 4315 m/sec, 1533937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 170/2940 7/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 628331 m, 4763 m/sec, 1593194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 175/2940 7/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 653350 m, 5003 m/sec, 1658682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 180/2940 7/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 676477 m, 4625 m/sec, 1720762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 185/2940 8/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 701080 m, 4920 m/sec, 1788614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 190/2940 8/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 723540 m, 4492 m/sec, 1845627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 195/2940 8/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 746821 m, 4656 m/sec, 1899652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 200/2940 8/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 769890 m, 4613 m/sec, 1952201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 205/2940 8/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 792429 m, 4507 m/sec, 2003112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 210/2940 9/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 816676 m, 4849 m/sec, 2061965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 215/2940 9/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 838957 m, 4456 m/sec, 2118325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 220/2940 9/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 863694 m, 4947 m/sec, 2172779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 225/2940 9/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 891196 m, 5500 m/sec, 2228901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 230/2940 10/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 916786 m, 5118 m/sec, 2279333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 235/2940 10/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 942687 m, 5180 m/sec, 2332572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 240/2940 10/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 965879 m, 4638 m/sec, 2387263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 245/2940 10/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 994608 m, 5745 m/sec, 2442631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 250/2940 11/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1021316 m, 5341 m/sec, 2499398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 255/2940 11/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1049377 m, 5612 m/sec, 2549638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 260/2940 11/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1079414 m, 6007 m/sec, 2604837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 265/2940 12/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1107256 m, 5568 m/sec, 2653954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 270/2940 12/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1136840 m, 5916 m/sec, 2706381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 275/2940 12/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1166373 m, 5906 m/sec, 2759368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 280/2940 13/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1195167 m, 5758 m/sec, 2808544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 285/2940 13/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1219600 m, 4886 m/sec, 2858443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 290/2940 13/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1247335 m, 5547 m/sec, 2911823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 295/2940 13/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1276551 m, 5843 m/sec, 2967694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 300/2940 14/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1304757 m, 5641 m/sec, 3018924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 305/2940 14/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1334484 m, 5945 m/sec, 3067401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 310/2940 14/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1360755 m, 5254 m/sec, 3108939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 315/2940 14/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1389033 m, 5655 m/sec, 3164926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 320/2940 15/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1418335 m, 5860 m/sec, 3211819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 325/2940 15/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1448582 m, 6049 m/sec, 3265705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 330/2940 15/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1476893 m, 5662 m/sec, 3314352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 335/2940 16/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1507735 m, 6168 m/sec, 3363846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 340/2940 16/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1537201 m, 5893 m/sec, 3412692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 345/2940 16/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1566943 m, 5948 m/sec, 3462301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 350/2940 17/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1596193 m, 5850 m/sec, 3512261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 355/2940 17/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1620678 m, 4897 m/sec, 3560892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 360/2940 17/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1649530 m, 5770 m/sec, 3611078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 365/2940 17/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1674220 m, 4938 m/sec, 3662879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 370/2940 18/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1705241 m, 6204 m/sec, 3714751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 375/2940 18/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1735266 m, 6005 m/sec, 3763832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 380/2940 18/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1763960 m, 5738 m/sec, 3809790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 385/2940 19/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1795165 m, 6241 m/sec, 3855468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 390/2940 19/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1821525 m, 5272 m/sec, 3908793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 395/2940 19/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1853380 m, 6371 m/sec, 3957659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 400/2940 19/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1884276 m, 6179 m/sec, 4008782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 405/2940 20/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1912710 m, 5686 m/sec, 4058435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 410/2940 20/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1941270 m, 5712 m/sec, 4110077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 415/2940 20/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 1970700 m, 5886 m/sec, 4160097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 420/2940 21/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2002208 m, 6301 m/sec, 4208922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 425/2940 21/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2034209 m, 6400 m/sec, 4256925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 430/2940 21/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2064345 m, 6027 m/sec, 4303266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 435/2940 22/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2094594 m, 6049 m/sec, 4350111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 440/2940 22/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2124570 m, 5995 m/sec, 4396767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 445/2940 22/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2154306 m, 5947 m/sec, 4440632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 450/2940 23/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2184832 m, 6105 m/sec, 4490278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 455/2940 23/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2217160 m, 6465 m/sec, 4539518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 460/2940 23/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2246912 m, 5950 m/sec, 4586645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 465/2940 24/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2279841 m, 6585 m/sec, 4634438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 470/2940 24/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2312841 m, 6600 m/sec, 4682773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 475/2940 24/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2343384 m, 6108 m/sec, 4731159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 480/2940 25/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2374963 m, 6315 m/sec, 4781001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 485/2940 25/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2408565 m, 6720 m/sec, 4829004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 490/2940 25/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2440174 m, 6321 m/sec, 4875112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 495/2940 26/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2472208 m, 6406 m/sec, 4922261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 500/2940 26/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2501733 m, 5905 m/sec, 4967833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 505/2940 26/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2531567 m, 5966 m/sec, 5014157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 510/2940 26/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2559105 m, 5507 m/sec, 5059568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 515/2940 27/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2590429 m, 6264 m/sec, 5106457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 520/2940 27/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2619104 m, 5735 m/sec, 5150750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 525/2940 27/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2648427 m, 5864 m/sec, 5195601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 530/2940 28/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2676918 m, 5698 m/sec, 5241187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 535/2940 28/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2706499 m, 5916 m/sec, 5288150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 540/2940 28/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2735936 m, 5887 m/sec, 5335128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 545/2940 29/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2767671 m, 6347 m/sec, 5382513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 550/2940 29/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2797807 m, 6027 m/sec, 5433895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 555/2940 29/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2824719 m, 5382 m/sec, 5484307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 560/2940 30/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2857743 m, 6604 m/sec, 5532195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 565/2940 30/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2889789 m, 6409 m/sec, 5579800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 570/2940 30/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2920771 m, 6196 m/sec, 5627288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 575/2940 31/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2952065 m, 6258 m/sec, 5673102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 580/2940 31/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 2982441 m, 6075 m/sec, 5718729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 585/2940 31/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3014335 m, 6378 m/sec, 5765496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 590/2940 31/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3044367 m, 6006 m/sec, 5812175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 595/2940 32/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3077145 m, 6555 m/sec, 5857408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 600/2940 32/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3108452 m, 6261 m/sec, 5905271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 605/2940 32/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3140706 m, 6450 m/sec, 5953597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 610/2940 33/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3171290 m, 6116 m/sec, 5997587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 615/2940 33/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3203264 m, 6394 m/sec, 6046382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 620/2940 33/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3236913 m, 6729 m/sec, 6093516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 625/2940 34/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3269769 m, 6571 m/sec, 6141218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 630/2940 34/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3301694 m, 6385 m/sec, 6187454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 635/2940 34/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3335004 m, 6662 m/sec, 6235636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 640/2940 35/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3366527 m, 6304 m/sec, 6280798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 645/2940 35/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3398372 m, 6369 m/sec, 6329480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 650/2940 35/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3431355 m, 6596 m/sec, 6379254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 655/2940 36/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3462076 m, 6144 m/sec, 6427048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 660/2940 36/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3494490 m, 6482 m/sec, 6473123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 665/2940 36/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3528460 m, 6794 m/sec, 6520562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 670/2940 37/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3558966 m, 6101 m/sec, 6568715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 675/2940 37/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3588823 m, 5971 m/sec, 6614801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 680/2940 37/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3617581 m, 5751 m/sec, 6659622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 685/2940 38/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3650265 m, 6536 m/sec, 6707069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 690/2940 38/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3682122 m, 6371 m/sec, 6755068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 695/2940 38/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3713131 m, 6201 m/sec, 6804690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 700/2940 39/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3745500 m, 6473 m/sec, 6853113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 705/2940 39/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3777022 m, 6304 m/sec, 6899793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 710/2940 39/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3807865 m, 6168 m/sec, 6949955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 715/2940 40/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3840597 m, 6546 m/sec, 6997089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 720/2940 40/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3873741 m, 6628 m/sec, 7043874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 725/2940 40/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3906002 m, 6452 m/sec, 7093019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 730/2940 41/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3938695 m, 6538 m/sec, 7141440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 735/2940 41/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 3970307 m, 6322 m/sec, 7188965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 740/2940 41/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4001955 m, 6329 m/sec, 7236875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 745/2940 42/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4036037 m, 6816 m/sec, 7285709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 750/2940 42/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4067400 m, 6272 m/sec, 7329863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 755/2940 42/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4098455 m, 6211 m/sec, 7372297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 760/2940 43/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4130266 m, 6362 m/sec, 7417746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 765/2940 43/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4159808 m, 5908 m/sec, 7464942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 770/2940 43/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4192227 m, 6483 m/sec, 7512039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 775/2940 44/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4224194 m, 6393 m/sec, 7563746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 780/2940 44/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4255416 m, 6244 m/sec, 7611446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 785/2940 44/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4287880 m, 6492 m/sec, 7657986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 790/2940 45/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4322750 m, 6974 m/sec, 7707785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 795/2940 45/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4353904 m, 6230 m/sec, 7754124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 800/2940 45/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4387190 m, 6657 m/sec, 7802237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 805/2940 46/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4421881 m, 6938 m/sec, 7853037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 810/2940 46/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4454171 m, 6458 m/sec, 7901626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 815/2940 46/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4489554 m, 7076 m/sec, 7950667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 820/2940 47/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4521820 m, 6453 m/sec, 7995723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 825/2940 47/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4552391 m, 6114 m/sec, 8039782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 830/2940 47/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4582977 m, 6117 m/sec, 8083397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 835/2940 48/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4614266 m, 6257 m/sec, 8128854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 840/2940 48/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4647154 m, 6577 m/sec, 8174962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 845/2940 48/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4677475 m, 6064 m/sec, 8218729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 850/2940 49/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4712236 m, 6952 m/sec, 8265952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 855/2940 49/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4743086 m, 6170 m/sec, 8311744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 860/2940 49/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4775454 m, 6473 m/sec, 8357040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 865/2940 50/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4806916 m, 6292 m/sec, 8399770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 870/2940 50/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4837886 m, 6194 m/sec, 8446031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 875/2940 50/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4869281 m, 6279 m/sec, 8493603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 880/2940 51/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4902212 m, 6586 m/sec, 8540803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 885/2940 51/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4933683 m, 6294 m/sec, 8587258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 890/2940 51/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4966254 m, 6514 m/sec, 8635351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 895/2940 52/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 4998396 m, 6428 m/sec, 8684219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 900/2940 52/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5027800 m, 5880 m/sec, 8728960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 905/2940 52/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5060915 m, 6623 m/sec, 8777030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 910/2940 53/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5093996 m, 6616 m/sec, 8824451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 915/2940 53/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5126518 m, 6504 m/sec, 8871065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 920/2940 53/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5160057 m, 6707 m/sec, 8918811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 925/2940 54/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5192369 m, 6462 m/sec, 8964790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 930/2940 54/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5225814 m, 6689 m/sec, 9011898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 935/2940 54/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5260622 m, 6961 m/sec, 9061884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 940/2940 55/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5296141 m, 7103 m/sec, 9110753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 945/2940 55/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5330347 m, 6841 m/sec, 9159744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 950/2940 56/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5362941 m, 6518 m/sec, 9206069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 955/2940 56/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5396222 m, 6656 m/sec, 9257960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 960/2940 56/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5428400 m, 6435 m/sec, 9305755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 965/2940 57/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5461135 m, 6547 m/sec, 9352662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 970/2940 57/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5494434 m, 6659 m/sec, 9400283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 975/2940 57/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5528281 m, 6769 m/sec, 9447612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 980/2940 58/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5560706 m, 6485 m/sec, 9495410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 985/2940 58/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5592915 m, 6441 m/sec, 9542037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 990/2940 58/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5628471 m, 7111 m/sec, 9591787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 995/2940 59/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5662535 m, 6812 m/sec, 9642453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1000/2940 59/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5695920 m, 6677 m/sec, 9690931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1005/2940 59/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5729501 m, 6716 m/sec, 9740993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1010/2940 60/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5762290 m, 6557 m/sec, 9788868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1015/2940 60/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5797102 m, 6962 m/sec, 9836873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1020/2940 60/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5831199 m, 6819 m/sec, 9886288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1025/2940 61/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5864801 m, 6720 m/sec, 9932469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1030/2940 61/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5899656 m, 6971 m/sec, 9984557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1035/2940 61/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5934878 m, 7044 m/sec, 10034915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1040/2940 62/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 5969766 m, 6977 m/sec, 10085100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1045/2940 62/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6000872 m, 6221 m/sec, 10132574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1050/2940 63/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6035041 m, 6833 m/sec, 10182552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1055/2940 63/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6068995 m, 6790 m/sec, 10229165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1060/2940 63/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6105486 m, 7298 m/sec, 10278877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1065/2940 64/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6139297 m, 6762 m/sec, 10325427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1070/2940 64/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6170325 m, 6205 m/sec, 10369923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1075/2940 64/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6202693 m, 6473 m/sec, 10415831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1080/2940 65/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6236000 m, 6661 m/sec, 10462106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1085/2940 65/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6266119 m, 6023 m/sec, 10504490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1090/2940 65/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6295958 m, 5967 m/sec, 10545640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1095/2940 66/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6326582 m, 6124 m/sec, 10589668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1100/2940 66/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6357993 m, 6282 m/sec, 10635473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1105/2940 66/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6389747 m, 6350 m/sec, 10680621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1110/2940 67/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6421644 m, 6379 m/sec, 10726149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1115/2940 67/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6453359 m, 6343 m/sec, 10772512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1120/2940 67/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6486661 m, 6660 m/sec, 10819778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1125/2940 67/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6502445 m, 3156 m/sec, 10842281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1130/2940 68/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6516737 m, 2858 m/sec, 10863363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1135/2940 68/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6534068 m, 3466 m/sec, 10886800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1140/2940 68/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6550046 m, 3195 m/sec, 10909446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1145/2940 68/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6567290 m, 3448 m/sec, 10932352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1150/2940 68/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6581198 m, 2781 m/sec, 10954436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1155/2940 68/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6597966 m, 3353 m/sec, 10979226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1160/2940 69/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6634123 m, 7231 m/sec, 11028837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1165/2940 69/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6669683 m, 7112 m/sec, 11078876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1170/2940 70/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6704856 m, 7034 m/sec, 11126908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1175/2940 70/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6739577 m, 6944 m/sec, 11174761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1180/2940 70/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6769955 m, 6075 m/sec, 11219700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1185/2940 71/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6799996 m, 6008 m/sec, 11265758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1190/2940 71/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6832023 m, 6405 m/sec, 11310369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1195/2940 71/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6863814 m, 6358 m/sec, 11353469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1200/2940 72/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6896804 m, 6598 m/sec, 11398404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1205/2940 72/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6926762 m, 5991 m/sec, 11441166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1210/2940 72/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6955478 m, 5743 m/sec, 11482790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1215/2940 73/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 6987876 m, 6479 m/sec, 11527169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1875 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1220/2940 73/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 7022128 m, 6850 m/sec, 11576457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1880 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1225/2940 73/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 7056902 m, 6954 m/sec, 11624346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1885 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1230/2940 74/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 7089415 m, 6502 m/sec, 11672453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1890 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1235/2940 74/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 7122968 m, 6710 m/sec, 11718590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1895 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1240/2940 74/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 7155928 m, 6592 m/sec, 11764365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1900 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1245/2940 75/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 7192220 m, 7258 m/sec, 11815298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1905 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1250/2940 75/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 7229457 m, 7447 m/sec, 11866339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1910 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1255/2940 75/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 7263926 m, 6893 m/sec, 11914306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1915 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1260/2940 76/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 7297012 m, 6617 m/sec, 11961438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1920 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1265/2940 76/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 7332258 m, 7049 m/sec, 12012344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1925 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1270/2940 76/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 7367723 m, 7093 m/sec, 12062278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1930 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1275/2940 77/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 7404622 m, 7379 m/sec, 12111391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1935 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1280/2940 77/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 7438433 m, 6762 m/sec, 12160345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1940 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1285/2940 78/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 7473968 m, 7107 m/sec, 12209875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1945 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1290/2940 78/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 7509776 m, 7161 m/sec, 12260000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1950 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1295/2940 78/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 7543093 m, 6663 m/sec, 12309781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1955 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1300/2940 79/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 7571647 m, 5710 m/sec, 12351245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1960 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1305/2940 79/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 7594390 m, 4548 m/sec, 12385120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1965 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1310/2940 79/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 7615348 m, 4191 m/sec, 12415784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1970 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1315/2940 79/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 7639040 m, 4738 m/sec, 12448075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1975 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1320/2940 80/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 7662459 m, 4683 m/sec, 12480619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1980 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1325/2940 80/2000 PolyORBLF-PT-S06J06T06-LTLFireability-01 7698277 m, 7163 m/sec, 12529811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1985 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[32mPolyORBLF-PT-S06J06T06-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-09: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPolyORBLF-PT-S06J06T06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PolyORBLF-PT-S06J06T06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PolyORBLF-PT-S06J06T06"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PolyORBLF-PT-S06J06T06, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r291-tajo-171654448100348"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PolyORBLF-PT-S06J06T06.tgz
mv PolyORBLF-PT-S06J06T06 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;